


Lab_Syn_3.2

You have to synthesize **System_Top** hierarchy files using **Design Compiler** shell and generate **Technology Dependent** gate level netlists in Verilog format using standard cell libraries (typical, worst, best) inside **std_cells** folder:-

- scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
- scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
- scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

Steps: -

1. Copy **Lab_Syn_3.0** folder from your computer into the virtual machine inside **Labs** directory
2. Open a terminal inside path **/home/ICer/Labs/Lab_Syn_3.2/syn** and run **syn_script.tcl** script through design compiler shell using the following command in the terminal
 - **dc_shell -f syn_script.tcl | tee syn.log**
- Here is a simple block diagram for **System_Top** which represent master clocks as well generated clocks connections to help you to constraint our system



3. Check the synthesis log (syn.log) to be sure that: -
 - No Errors
 - No Critical Warnings
 - No Latches
 - No Comb Loops
4. Open Design Compiler GUI, View the Design hierarchy.