

Lab_Syn_4.1

You have to synthesize `Up_Dn_Counter.v` file using Design Compiler shell and generate Technology Dependent gate level netlists in Verilog format using standard cell library (`scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db`) and find out the effect of switch `-gate_clock` of compile command

Steps: -

1. Copy `Lab_Syn_4.1` folder from your computer into the virtual machine inside Labs directory
2. Open a terminal inside path `/home/ICer/Labs/Lab_Syn_4.1/syn` and run `syn_script.tcl` using `compile` command script through design compiler shell using this command: `dc_shell -f syn_script.tcl | tee syn.log`
3. Open Design Compiler GUI, View the Flip Flop clock connected to the CLK Port.
4. Open a terminal inside path `/home/ICer/Labs/Lab_Syn_4.1/syn` and run `syn_script.tcl` using `compile -gate_clock` command script through design compiler shell using this command: `dc_shell -f syn_script.tcl | tee syn.log`
5. Open Design Compiler GUI, View the Flip Flops clock connected to the inserted clock gating cell