







GND









Title	NetFPC
Circuit	FMC and SATA Connectors
Doc#	500-301.
Engineer	MTA
Author	GMA
Date	9/16/2014
Sheet#	03 out of 29

Rev
C.0
Copyright 2014





Title







NetFPGA-SUME


Rev





C.0
Copyright 2014

Circuit	Ethernet/SFP Connectors
Doc#	500-301.
Engineer	MTA
Author	GMA
Date	9/16/2014
Sheet#	04 out of 29















Note: SD_CD must be internally pulled high

XC7VX690T-3FFG176II



Note: PWR_SNS1 must be internally pulled high








Title	Rev
NetFPGA-SUME	C.0
Circuit	FPGA
Doc#	500-301.
Engineer	MTA
Author	GMA
Date	9/16/2014
Sheet#	07 out of 29
DIGILENT®	BEYOND THEORY










Note: PCON_AUXFAULT_B,
PCON_FAULT1 and
PCON_ALERT_B must be internally
pulled high









Title	NetFPGA-SUME	Rev
		C.0
Circuit	FPGA	Copyright 2014
Doc#	500-301.	
Engineer	MTA	
Author	GMA	
Date	9/16/2014	
Sheet#	08	out of 29














XC7VX690T-3FFG176I1


NetFPGA-SUME

Rev
C.0
Copyright 2014


Circuit	FPGA Power
Doc#	500-301.
Engineer	MTA
Author	GMA
Date	9/16/2014
Sheet#	14 out of 29




A

IC12X
XC7VX690T-3FFG1761I

B


IC12Y
XC7VX690T-3FFG1761I

C

IC12AA
XC7VX690T-3FFG1761I

D

W9
W10
AC9
AC10
NC
NC
NC
NCIC12AA
XC7VX690T-3FFG1761I











1



2

3





4



A



NOTE: 144/288



Title

NetFPGA-SUME

Rev

C.0
Copyright 2014

Circuit

QDR2 Memory

Doc# 500-301.

Engineer MTA

Author GMA

Date 9/16/2014

Sheet# 18 out of 29









A

B




C

D







A



A



C



D


A

B

C

D

A








TE Connectivity 2013310-1 with Micron MT8KTF51264HZ-IG9 loaded

I2C Addresses =
1010001, 0011001

DDR3A_EVENT_B 4.7K R260 DDR1V5

DDR3A_RESET_B 4.7K R261 GND








TE CoTE Connectivity 2013289-1 with Micron MT8KTF51264HZ-1G9 loaded
I2C Addresses =
1010010, 0011010

DDR3B_EVENT_B 4.7K R264 DDR1V5

DDR3B_RESET_B 4.7K R265 GND






1

2

3

4

A



B

A


B

C

C

D

D



1


2

3


4

1 2 3 4


A




B



A



D



B

Place Near Inductor
Q16 MMBT3906

C

Place Near Inductor
Q17 MMBT3906

1 2 3 4


1

2


3

4

A




B




A

B

C



D



Title

NetFPGA-SUME

Rev
C.0
Copyright 2014

Circuit
Power Regulation

Doc# 500-301.

Engineer MTA

Author GMA

Date 9/16/2014

Sheet# 25 out of 29




1

2


3

4


A




B



C



D



Title

NetFPGA-SUME

Rev
C.0
Copyright 2014

Circuit
Power Regulation

Doc# 500-301.

Engineer MTA


Author GMA

Date 9/16/2014

Sheet# 26 out of 29





A




A

B





B

C




C


D





A






B



C



D



Title

NetFPGA-SUME

Rev

C.0
Copyright 2014Circuit
Power Monitor

Doc# 500-301.

Engineer MTA

Author GMA

Date 9/16/2014

Sheet# 28 out of 29




1

2


3

4


A









B



C



D



Title		Rev
NetFPGA-SUME		C.0
Copyright 2014		
Circuit	Power Connectors	
Doc#	500-301.	
Engineer	MTA	
Author	GMA	
Date	9/16/2014	
Sheet#	29	out of 29

