

Paper Title

Nada Adel^{*}, Nader AbdAlGhani[†], Nourhan Gamal[‡] and Sarah Raafat[§]

Computer Engineering Dept., Faculty of Engineering, Cairo University
Cairo, Egypt

^{*}nadoza.98@gmail.com, [†]nader_abdelghani@hotmail.com, [‡]nourgamal1498@gmail.com, [§]sararaafat1@yahoo.com

Abstract—Insert abstract text here

Index Terms—Insert keywords here

I. INTRODUCTION

The result of the astronomical impact of the very large scale integration (VLSI) industry on the global economy and the extreme widespread use of electronic devices and equipment in various fields across the globe have led to the exponential increase in demand and sophistication of electronic devices. This, of course, goes along with Moore's law which refers to Gordon Moore's projection in 1965 that the number of transistors crammed in integrated circuits (ICs) doubles every two years, though their cost is halved. This increase in the number of transistors put in an IC comes at a cost which are the problems that arise during both the design process and the fabrication process of such intricate devices. This paper addresses the role of placement in the physical design process. Placement tools are used mainly for two things, the first is to place cells in a suitable way for the consequent routing process, and the second is to guide both synthesis and floorplanning processes. Over the years, placement has no longer become a fine-tuning tool used in physical design, but for that matter, it has become a notable contributor to the timing closure process results as well as being an overall major step in physical design. Conventionally, placement is divided into two subprocesses, global placement and detailed placement, however, the scope of this paper will focus exclusively on the former. Global placement aims to evenly and legally distribute the cells over the available placement region putting in mind cells relative positions to each other globally regardless of local problems that may arise, hence the name. This goal is achieved in favour of certain cost metrics such as overall wirelength and the time taken to achieve such a goal. The placement problem is to place the cells in such a way to achieve the best possible cost metrics. Much like the well-known travelling salesman problem and most, if not all, physical design problems, it is an NP-complete problem in combinatorial optimization. Most of the attempts at solving this problem use heuristic algorithms instead of the ineffective brute force trivial approach. Among those metaheuristics are simulated annealing which is popularly used in the optimization of this particular problem, and genetic algorithm which is used for optimization problems in general. In this paper, we implemented the best of both worlds to achieve overall better optimization in terms of wirelength and time.

II. RELATED WORK

Insert related work here

III. PROPOSED APPROACH

Insert proposed approach here

IV. EXPERIMENTAL ANALYSIS

A. Assumptions

Insert assumptions here

B. Experimental Scheme

Insert I/O here

C. Performance Metrics

Insert performance metrics here

Insert simulation output here

D. Performance Comparisons

Insert experiments comparisons here

E. Observation

Insert observation here

V. CONCLUSION AND FUTURE WORK

Insert conclusion and future work here

REFERENCES

- [1] H.S. Behera, Reena Kumari Naik, Suchilagna Parida, "Improved multilevel feedback queue scheduling using dynamic time quantum and its performance analysis", *International Journal of Computer Science and Information Technologies*, vol. 3, no. 2, 2012, pp. 3801-3807.
- [2] MohammadReza EffatParvar, Karim Faez, Mehdi EffatParvar, Mehdi Zarei, Saeed Safari, "An intelligent MLFQ scheduling algorithm (IMLFQ) with fault tolerant mechanism", *Sixth International Conference on Intelligent Systems Design and Applications*, vol. 3, 2006, pp. 8085.
- [3] Rakesh Mohanty, H. S. Behera, Khusbu Patwari, Monisha Dash, "Design and performance evaluation of a new proposed shortest remaining burst round robin (SRBRR) scheduling algorithm", *International Symposium on Computer Engineering & Technology*, vol. 17, 2010.
- [4] S. K. Dwivedi and R. Gupta, "A simulator based performance analysis of multilevel feedback queue scheduling", *2014 International Conference on Computer and Communication Technology (ICCCCT)*, Allahabad, 2014, pp. 341-346.
- [5] Malhar Thombare, Rajiv Sukhwani, Priyam Shah, Sheetal Chaudhari, Pooja Raundale, "Efficient implementation of multilevel feedback queue scheduling", *2016 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET)*, Chennai, 2016, pp. 19501954.
- [6] S. Raheja, R. Dadhich, and S. Rajpalc, "Designing of vague logic based multilevel feedback queue scheduler", *Egyptian Informatics Journal*, vol. 17, 2016, pp. 125-137.

- [7] A. Alsheikhy, R. Ammar and R. Elfouly, "An improved dynamic Round Robin scheduling algorithm based on a variant quantum time", *2015 11th International Computer Engineering Conference (ICENCO)*, Cairo, 2015, pp. 98-104.
- [8] M. K. Mishra and F. Rashid, "An improved round robin CPU scheduling algorithm with varying time quantum", *International Journal of Computer Science, Engineering and Applications (IJCSEA)*, vol. 4, 2014.
- [9] A. Singh, P. Goyal and S. Batra, "An optimized round robin scheduling algorithm for CPU scheduling", *International Journal on Computer Science and Engineering*, 2010, pp. 2383-2385.
- [10] Dipto Biswas, Md. Samsuddoha, "Determining proficient time quantum to improve the performance of round robin scheduling algorithm", *International Journal of Modern Education and Computer Science(IJMECS)*, vol. 11, 2019, pp. 33-40.
- [11] K. Hoganson and J. Brown, "Real-time scheduling with MLFQ-RT multilevel feedback queue with starvation mitigation", *2017 International Conference on Engineering, Technology and Innovation (ICE/ITMC)*, Funchal, 2017, pp. 155-160.