

Paper Title

Nada Adel^{*}, Nader AbdAlGhani[†], Nourhan Gamal[‡] and Sarah Raafat[§]

Computer Engineering Dept., Faculty of Engineering, Cairo University
Cairo, Egypt

^{*}nadoza.98@gmail.com, [†]nader_abdelghani@hotmail.com, [‡]nourgamal1498@gmail.com, [§]sararaafat1@yahoo.com

Abstract—Insert abstract text here

Index Terms—Insert keywords here

I. INTRODUCTION

The result of the astronomical impact of the very large scale integration (VLSI) industry on the global economy and the extreme widespread use of electronic devices and equipment in various fields across the globe have led to the exponential increase in demand and sophistication of electronic devices. This, of course, goes along with Moore's law which refers to Gordon Moore's projection in 1965 that the number of transistors crammed in integrated circuits (ICs) doubles every two years, though their cost is halved. This increase in the number of transistors put in an IC comes at a cost which are the problems that arise during both the design process and the fabrication process of such intricate devices. This paper addresses the role of placement in the physical design process. Placement tools are used mainly for two things, the first is to place cells in a suitable way for the consequent routing process, and the second is to guide both synthesis and floorplanning processes. Over the years, placement has no longer become a fine-tuning tool used in physical design, but for that matter, it has become a notable contributor to the timing closure process results as well as being an overall major step in physical design. Conventionally, placement is divided into two subprocesses, global placement and detailed placement, however, the scope of this paper will focus exclusively on the former. Global placement aims to evenly and legally distribute the cells over the available placement region putting in mind cells relative positions to each other globally regardless of local problems that may arise, hence the name. This goal is achieved in favour of certain cost metrics such as overall wirelength and the time taken to achieve such a goal. The placement problem is to place the cells in such a way to achieve the best possible cost metrics. Much like the well-known travelling salesman problem and most, if not all, physical design problems, it is an NP-complete problem in combinatorial optimization. Most of the attempts at solving this problem use heuristic algorithms instead of the ineffective brute force trivial approach. Among those metaheuristics are simulated annealing which is popularly used in the optimization of this particular problem, and genetic algorithm which is used for optimization problems in general. In this paper, we implemented the best of both worlds to achieve overall better optimization in terms of wirelength and time.

II. RELATED WORK

Insert related work here

III. PROPOSED APPROACH

Insert proposed approach here

IV. EXPERIMENTAL ANALYSIS

A. Assumptions

Insert assumptions here

B. Experimental Scheme

Insert I/O here

C. Performance Metrics

Insert performance metrics here

Insert simulation output here

D. Performance Comparisons

Insert experiments comparisons here

E. Observation

Insert observation here

V. CONCLUSION AND FUTURE WORK

Insert conclusion and future work here

REFERENCES

- [1] Saab, Youssef, "A fast clustering-based min-cut placement algorithm with simulated-annealing performance", *VLSI Design*, vol. 5, no. 1, 1996, pp. 37-48.
- [2] H. Esbensen, "A genetic algorithm for macro cell placement", *European Design Automation Conference*, Hamburg, Germany, 1992, pp. 52-57.
- [3] K. Shahookar and P. Mazumder, "GASP-a genetic algorithm for standard cell placement", *Proceedings of the European Design Automation Conference*, Glasgow, UK, 1990, pp. 660-664.
- [4] J. Vygen, "Algorithms for detailed placement of standard cells", *Proceedings Design, Automation and Test in Europe*, Paris, France, 1998, pp. 321-324.
- [5] Min Pan, N. Viswanathan and C. Chu, "An efficient and effective detailed placement algorithm", *ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design*, 2005, San Jose, CA, USA, 2005, pp. 48-55.
- [6] Z. Jiang, H. Chen, T. Chen and Y. Chang, "Challenges and Solutions in Modern VLSI Placement", *2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)*, Hsinchu, 2007, pp. 1-5.
- [7] Elhaddad, Younis, "Combined simulated annealing and genetic algorithm to solve optimization problems", *World Academy of Science, Engineering and Technology*, 2012.
- [8] N. Viswanathan and C. C. Chu, "FastPlace: efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 5, May 2005, pp. 722-733.

- [9] D. Zaporozhets, D. Zaruba and N. Kulieva, "Hybrid heuristic algorithm for VLSI placement", *2019 International Russian Automation Conference (RusAutoCon)*, Sochi, Russia, 2019, pp. 1-5.
- [10] R. F. Hentschke and R. A. D. L. Reis, "Improving simulated annealing placement by applying random and greedy mixed perturbations [IC layout]", *16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings*, Sao Paulo, Brazil, 2003, pp. 267-272.
- [11] K. Vorwerk, A. Kennings and J. W. Greene, "Improving Simulated Annealing-Based FPGA Placement With Directed Moves", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, no. 2, Feb. 2009, pp. 179-192.
- [12] Atanu Roy, Karthik Ganesan Pillai, "Parallel simulated annealing for VLSI cell placement problem", 2009.
- [13] J. A. Chandy and P. Banerjee, "Parallel simulated annealing strategies for VLSI cell placement", *Proceedings of 9th International Conference on VLSI Design*, Bangalore, India, 1996, pp. 37-42.
- [14] J. W. Greene and K. J. Supowit, "Simulated annealing without rejected moves", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 5, no. 1, January 1986, pp. 221-228.
- [15] A. B. Kahng and S. Reda, "Wirelength minimization for min-cut placements via placement feedback", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 7, July 2006, pp. 1301-1312.