



EDA Verification Plan Report

Computer Engineering and Software Systems (CESS)

Submitted to:

Dr. Eman El Mandouh

Eng. Adham

Submitted by:

Mohamad Ahmed Mohamad Abdelmoniem	19P5170
Mohamed Elsayed Abdelkader	1901757
Jumana Yasser Mahrous Mostafa	20P8421
Salma Nasrledin aboelela ahmed hendawy	20p7105
Ahmed Hesham Mohamed Sakr	19p8052
Mohamed Ibrahim Elsayed Ibrahim	20P8449
Nadine Hisham Hassan	20P9880
Habiba Yasser AbdelHalim	20P3072

Table of Contents

1.0	Verification Plan	3
2.0	Verification Plan Simulation.....	5
2.1	Case 1	5
2.2	Case 2	6
2.3	Case 3	6
2.4	Case 4	7
2.5	Case 5	7

1.0 Verification Plan

Case Number	State Inputs	Expected Output	Simulation Output	Pass/Fail
CASE 1	IC=1	Action=1	Action=1	Pass
	CNL=0	Action=2	Action=2	
	CV=1	Action=3	Action=3	
	CL=1	Action=4	Action=4	
	InPass=1111	Action=5	Action=5	
	EP=1	Action=6	Action=6	
	MM=1	Action=10	Action=10	
	CO=00			
	MI=1			
	MC=1			
CASE 2	IC=1	Action=1	Action=1	Pass
	CV=1	Action=2	Action=2	
	CL=1	Action=3	Action=3	
	CNL=0	Action=4	Action=4	
	InPass=1111	Action=5	Action=5	
	EP=1	Action=7	Action=7	

	CO=01	Action=12	Action=12	
	AI=1	Action=13	Action=13	
	VB=1			
	MM=1			
CASE 3	IC=1	Action=1	Action=1	Pass
	CV=1	Action=2	Action=2	
	CL=1	Action=3	Action=3	
	CNL=0	Action=4	Action=4	
	InPass=1111	Action=5	Action=5	
	EP=1	Action=8	Action=8	
	CO=10			
	MM=1			
CASE 4	IC=1	Action=1	Action=1	Pass
	CV=1	Action=2	Action=2	
	CL=1	Action=3	Action=3	
	CNL=0	Action=4	Action=4	
	InPass=1111	Action=5	Action=5	
	EP=1	Action=9	Action=9	


	CO=11			
	MM=1			
CASE 5	IC=1	Action=1	Action=1	Pass
	CV=1	Action=2	Action=2	
	CL=1	Action=3	Action=3	
	CNL=0	Action=4	Action=4	
	EP=1	Action=3	Action=3	
	InPass=1100			

2.0 Verification Plan Simulation


2.1 Case 1




2.2 Case 2



2.3 Case 3



2.4 Case 4



2.5 Case 5

