FPGA/ASIC Course

# Course Project Phase 2 Report

# Final Project | Phase II Report

Due on Monday, July 1st, 2024

Parsa Parsamanesh - SID: 99106888

Mohammad Ghafourian - SID: 99106493

Shervin Mehrtash - SID: 400102052



# A | Brief Explanation:

All Vivado Files for the Whole project (Completed Version) is Uploaded on Courseware by Parsa Parsamanesh (SID: 99106888).

The second phase of this project concentrates on the concepts of Scrambling and ASM techniques which are widely used in digital systems. Before getting into the details and implementations of each section, a brief explanation of each block functionality (As mentioned in the given manual) is given as below:

#### • Scrambling:

Scrambling is a process that randomizes the data to prevent long sequences of repeated bits, which can cause synchronization issues in communication systems. It helps in reducing the possibility of signal degradation due to electromagnetic interference (EMI) and ensures a more uniform distribution of 0s and 1s, which is crucial for maintaining the clock recovery circuits in receivers.

#### • ASM (Alignment Signal Marker) Insertion:

ASM insertion involves adding specific sequences or markers into the data stream to help receivers identify the start of a new frame or packet. These markers are known sequences that can be easily recognized, providing a point of reference for data alignment and synchronization.

#### • The General Flow of the Second Phase:

As mentioned earlier, the main focus of this phase of the project is on the application of Scrambling and ASM Insertion.

The following are a brief summary of what we did during the second phase of the project:

- 1. Available waveforms (Sinusoidal, Sawtooth, Pulse, and Triangular) are given to a MAT-LAB script in order to scramble the data. Scrambling is a vital step in order to avoid any distortion in a communication channel.
- 2. After the given data (1024 records of 16-bit binary data) is scrambled, the headers should be added to the signal. At this point, the objective is to put some markers between the transmitting signal, so that it could be detected easily and with more confidence.
  - It should be highlighted that the sequence of bits adding to the transmitting signals should be a rare pattern, so that any further misunderstanding is avoided. To do so, the selected pattern is a 48-bit signal all 1's (Equal to three set of 16-bit data with all bits set to high) that has no occurrence in the text files.
- 3. The new modified Data with markers (headers) is given to the header detected module (In verilog/Or header detector in Matlab) to detect the start of the Data.
- 4. As soon as Data is detected, Descrambling starts and the original signal should be elicited.

According to the manual, we were given instructions to implement the mentioned structure (Scrambling, Header Insertion, Header Detection, and Descrambling) both in Verilog and MAT-LAB environment. So this report includes 2 main sections discussing each implementation and respective findings.

# 1 | Verilog Implementation:

Before delving into the details of the Verilog Implementation, it's better to take a look at the Block Design for the second phase of the project. The schematic of our design would be as follows:




Figure 1: Representation of the Block Design for the Second phase of the project

### • Key points about the Flow of project in Verilog:

- As mentioned in the given manual, we know that Scrambling the Data and Header Insertion is Done in PS Section of the Design, where we were dealing with a Wave.c file that was responsible for generating Data.
- In this phase, the generated Data in Wave.c should be scrambled and also proper headers and markers should be added. After that, Data is ready to be transmitted to the PL Section of the design.
- PL is responsible to detect the header, and descramble the data, so that further process would be possible.
- It should be noted that the transmitting signal (Scrambled and Header-equipped) is the wave-buffer that has been discussed in the previous phase of the project.
- Two IP Cores in PL section (Presented in the above figure) will perform the header detection and descrambling on the received data. The Clean Data will be transferred to the FFT block for further analysis.
- To ensure the proper configuration of IP Cores, there should be a Valid signal that indicates the active flow of data from Header Detector to Descrambler. The Valid signal would take zero value as soon as data is transmitted successfully.

#### • Verilog Codes for Testing and Simulation of Scrambling/Descrambling:

In order to verify the functionality of the IP Cores added to the previous block design, we have simulated and tested each IP Core individually. First, let's take a look at the verilog scripts of the Scrambler and Descrambler module and the Testbench File:

#### • Verilog Script for Scrambler Module:

```
`timescale 1ns / 1ps
1
                    module scrambler(
2
                    input clk,
3
                    input en,
                    input [15:0] inp,
5
                    output reg [15:0] outp
6
                    );
8
                    reg [17:0] X = 18'h00001;
9
                    reg [17:0] Y = 18'h3ffff;
10
                    wire x_feed, x_ff;
11
                    wire y_feed, y_ff;
12
                    wire z_ni, z_ni2;
13
                    wire [1:0] R_n;
14
15
                    assign x_feed = X[0] ^ X[7];
16
                    assign y_feed = Y[10] ^ Y[7] ^ Y[5] ^ Y[0];
17
18
                                             = X[4] ^ X[6] ^ X[15];
                    assign x_ff
                                             = Y[5] ^ Y[6] ^ Y[8] ^ Y[9] ^ Y[10] ^
                    20
21
22
                                             = X[0] ^ Y[0];
23
                    assign z_ni
                                             = x_ff ^ y_ff;
                    assign z_ni2
24
25
                                             = z_ni + (z_ni2 << 1);
                    assign R_n
26
27
                    always @(posedge clk)begin
28
                    outp <= 0;
29
                    if (en) begin
30
                                             <= {x_feed, X[17:1]};
                    X
31
                                             <= {y_feed, Y[17:1]};
32
                                     <= (R_n == 0) ? inp:
                    outp
33
                    (R_n == 1) ? \{inp[7:0], -inp[15:8]\}:
34
                    (R_n == 2) ? -inp:
35
                    (R_n == 3) ? {-inp[7:0], inp[15:8]}:
36
                    inp;
37
                    end
38
                    end
39
40
                    endmodule
41
```

# • Verilog Script for Descrambler Module:

```
`timescale 1ns / 1ps
1
                    module descrambler(
2
                    input clk,
3
                    input en,
                    input [15:0] inp,
5
                    output reg [15:0] outp,
6
                    output reg valid
7
                    );
8
9
                    reg [17:0] X = 18'h00001;
10
                    reg [17:0] Y = 18'h3ffff;
11
12
                    wire x_feed, x_ff;
                    wire y_feed, y_ff;
13
                    wire z_ni, z_ni2;
14
                    wire [1:0] R_n;
15
16
                    assign x_feed
                                    = X[0] ^ X[7];
17
                                    = Y[10] ^ Y[7] ^ Y[5] ^ Y[0];
                    assign y_feed
18
19
                                     = X[4] ^ X[6] ^ X[15];
20
                    assign x_ff
                    assign y_ff
                                    = Y[5] ^ Y[6] ^ Y[8] ^ Y[9] ^
21
                    Y[10] ^ Y[11] ^ Y[12] ^ Y[13] ^ Y[14] ^ Y[15];
22
23
                    assign z_ni
                                      = X[0] ^ Y[0];
24
                                     = x_ff ^ y_ff;
                    assign z_ni2
25
26
                                              = z_ni + (z_ni2 << 1);
27
                    assign R_n
28
                    always @(posedge clk)begin
29
                    outp <= 0;
30
                    if (en) begin
31
                                      <= {x_feed, X[17:1]};
                    Х
32
                                      <= {y_feed, Y[17:1]};
                    Y
33
                            <= (R_n == 0) ? inp:
                    outp
34
                     (R_n == 1) ? {-inp[7:0], inp[15:8]}:
35
                     (R_n == 2) ? -inp:
36
                     (R_n == 3) ? \{inp[7:0], -inp[15:8]\}:
37
38
                    inp;
                    valid
                           <= 1;
39
                    end
40
                    else valid
                                     <= 0;
41
42
                    end
43
                    endmodule
44
```

# • Verilog Script for Main Module (Test Module):

```
`timescale 1ns / 1ps
1
2
            module Test(
3
            input clk,
            input en_sc, en_de,
5
            input [15:0] inp,
6
            output [15:0] outp_midi,
7
            output [15:0] outp,
            output valid
9
            );
10
11
12
            assign outp_midi = outp_mid;
13
            wire [15:0] outp_mid;
14
15
            scrambler scr (
16
            .clk(clk),
17
            .en(en_sc),
18
            .inp(inp),
19
20
            .outp(outp_mid)
            );
21
            descrambler descr (
22
            .clk(clk),
23
            .en(en_de),
24
            .inp(outp_mid),
25
            .outp(outp),
26
            .valid(valid)
27
            );
28
29
            endmodule
30
```

### • Verilog Script for Testbench:

```
`timescale 1ns / 1ps
1
2
            module Test_tb;
3
            // Inputs
5
            reg clk;
6
            reg en_sc;
            reg en_de;
8
            reg [15:0] inp;
9
10
11
            // Outputs
12
            wire [15:0] outp_midi;
            wire [15:0] outp;
13
            wire valid;
14
15
            // Instantiate the Unit Under Test (UUT)
16
            Test uut (
17
            .clk(clk),
18
```

```
.en_sc(en_sc),
19
             .en_de(en_de),
20
             .inp(inp),
21
             .outp_midi(outp_midi),
22
             .outp(outp),
23
             .valid(valid)
24
25
             );
26
             always #5 clk = ~clk;
27
             initial begin
29
             // Initialize Inputs
30
             clk = 0;
31
             en_sc = 0;
32
             en_de = 0;
33
             inp = 0;
34
35
             \ensuremath{//} Wait 100 ns for global reset to finish
36
37
38
             // Add stimulus here
39
40
             en_sc = 1;
             inp = 45;
41
42
             #10;
43
             en_de = 1;
44
             inp = 89;
45
46
             #10;
^{47}
             inp = 12;
48
49
             #10;
50
             inp = 67;
51
52
             #10;
53
             inp = 145;
54
55
             #10;
56
             en_sc = 0;
57
             #10;
59
             en_de = 0;
60
61
             #100;
62
63
             end
64
65
             endmodule
66
```

It should be noted that all simulation files and Veriog scripts are uploaded on Courseware and are ready to be tested.

# • Simulation Results for Scrambling/Descrambling:

To verify the functionality of the designed IP Cores and developed Verilog Scripts, we can use a simulation tool inside Vivado environment so that we can make sure the output (Descrambled Data) is the same with the Input Data.

The result of simulation (Waveforms of input, Middle Signal (Scrambled Signal), and output signal (Descrambled Signal)) is as follows:




Figure 2: The results of simulation for Scrambling and Descrambling the Input Data

According to the above figure, Input signal has changed after being scrambled, but the original signal is successfully elicited after passing through Descrambling Block. The similarity of Input and Output signals are evident in the above figure.

#### • Verilog Codes for Testing and Simulation of Header Insertion/Detection:

Similar to the previous section, the Verilog scripts and simulation results for Header IP Core is as follows:

# • Verilog Script for Header Creator Module:

```
`timescale 1ns / 1ps
1
             module Header(
2
             input clk,
3
             input en,
4
             input [15:0] inp,
             output reg [15:0] outp
6
             );
7
8
9
             reg [15:0] FIFOM [2:0];
             reg v = 0;
10
             reg [2:0] count = 0;
11
             //reg st = 1;
12
             integer i;
13
14
             initial begin
15
             FIFOM[0] <= 16'hffff;</pre>
16
             FIFOM[1] <= 16'hffff;</pre>
17
             FIFOM[2] <= 16'hffff;</pre>
18
             end
19
20
             always @ (posedge clk) begin
^{21}
             if (en) begin
22
             /*if (st) begin
23
             for (i = 0; i < 3; i = i + 1) begin
24
             FIFOM[i] <= 16'hffff;</pre>
25
             end
26
             st <= 0;
27
             end
28
29
             else begin*/
             outp <= FIFOM[2];</pre>
30
             FIFOM[2] <= FIFOM[1];</pre>
31
             FIFOM[1] <= FIFOM[0];</pre>
32
             FIFOM[0] <= inp;</pre>
33
             v <= 1;
34
             count <= 0;
35
             //end
36
             end
37
             else if (v) begin
38
             if (count < 3) begin
39
             count <= count + 1;</pre>
40
             outp <= FIFOM[2];</pre>
41
             FIFOM[2] <= FIFOM[1];</pre>
42
             FIFOM[1] <= FIFOM[0];</pre>
43
44
             else begin
45
             v <= 0;
46
             FIFOM[0] <= 16'hffff;</pre>
47
             FIFOM[1] <= 16'hffff;</pre>
```

#### • Verilog Script for Header Detector Module:

```
`timescale 1ns / 1ps
1
             module Detector(
2
             input clk,
3
              input [15:0] inp,
4
5
             output [15:0] outp,
             output reg valid
6
             );
7
8
             assign outp = (v) ? inp : 16'd0;
9
10
             reg [1:0] state = 0;
11
             reg [9:0] count = 0;
^{12}
             reg v = 0;
13
14
             initial begin
15
             valid <= 0;</pre>
             end
17
18
             always @ (posedge clk) begin
19
             case (state)
20
             0: begin
^{21}
             if (inp == 16'hffff) state <= 1;</pre>
22
             \verb"end"
23
             1: begin
24
             if (inp == 16'hffff) state <= 2;</pre>
25
             else state <= 0;</pre>
26
             end
27
             2: begin
28
             if (inp == 16'hffff) begin
29
             state <= 3;
30
31
             count <= 0;
             v <= 1;
32
             valid <= 1;</pre>
33
             end
34
             else state <= 0;</pre>
35
             \quad \text{end} \quad
36
             3: begin
37
             if (count < 9) begin</pre>
38
             count <= count + 1;</pre>
             end
40
             else begin
41
             state <= 0;
42
             v <= 0;
43
             valid <= 0;</pre>
44
```

```
45 end
46 end
47 endcase
48 end
49
50 endmodule
```

• Verilog Script for Main Module (Test Module):

```
`timescale 1ns / 1ps
1
            module Test(
3
            input clk,
4
            input en,
            input [15:0] inp,
6
            output [15:0] outp_midi,
7
            output [15:0] outp,
8
            output valid
9
            );
10
11
            assign outp_midi = outp_mid;
12
13
            wire [15:0] outp_mid;
14
15
            Header header (
16
            .clk(clk),
            .en(en),
18
            .inp(inp),
19
            .outp(outp_mid)
20
^{21}
22
            Detector detector (
23
            .clk(clk),
24
            .inp(outp_mid),
25
            .outp(outp),
26
            .valid(valid)
27
            );
28
29
            endmodule
30
```

• Verilog Script for Testbench:

```
timescale 1ns / 1ps

module tb;

formalized in the second in the se
```

```
wire [15:0] outp_midi;
11
            wire [15:0] outp;
12
            wire valid;
13
14
             // Instantiate the Unit Under Test (UUT)
15
            Test uut (
16
             .clk(clk),
17
             .en(en),
18
             .inp(inp),
19
             .outp_midi(outp_midi),
20
^{21}
             .outp(outp),
             .valid(valid)
22
            );
23
24
             always #5 clk = ~clk;
25
26
             initial begin
27
             // Initialize Inputs
28
             clk = 0;
29
             en = 0;
30
             inp = 0;
31
32
             // Wait 100 ns for global reset to finish
33
            #100;
34
35
             // Add stimulus here
36
37
             en = 1;
             inp = 100;
38
39
             #10;
40
             inp = 101;
41
42
             #10;
43
             inp = 102;
44
45
             #10;
46
             inp = 103;
47
48
             #10;
49
             inp = 104;
50
51
             #10;
52
             inp = 105;
53
54
             #10;
55
             inp = 106;
56
57
             #10;
58
             inp = 107;
59
60
             #10;
61
             inp = 108;
62
63
             #10;
64
             inp = 109;
65
66
```

```
#10;
67
              en = 0;
68
69
              #40;
70
              en = 1;
71
              inp = 100;
72
73
              #10;
74
              inp = 101;
75
76
              #10;
77
              inp = 102;
78
79
              #10;
80
              inp = 103;
81
82
              #10;
83
              inp = 104;
85
              #10;
86
              inp = 105;
87
              #10;
89
              inp = 106;
90
91
              #10;
92
              inp = 107;
93
94
              #10;
95
              inp = 108;
96
97
              #10;
98
              inp = 109;
99
100
              #10;
101
              en = 0;
102
103
104
105
              end
106
107
108
              endmodule
```

### • Simulation Results for Header Insertion/Detection:

To verify the functionality of the designed IP Cores and developed Verilog Scripts for handling Header Section, we can use a simulation tool inside Vivado environment.

The results are as follows:




Figure 3: The results of simulation for Header Insertion/Detection

According to the above figure, The Inserted header has been successfully detected and ignored in the output signal that facilitates further processing of the signal.

#### • Key Points about the Header Insertion/Detection:

- The Module Must start receiving Data as soon as the pattern (Header) is detected. This is evident in the attached figure.
- In order to simplify the simulation and concentrate on the functionality of the IP Core, size of transmitting package is quite smaller (9). However, the module is capable of handling the desired size of packet which is 512 Samples.

# 2 | Simulation Using MATLAB:

In order to verify the functionality of the algorithm for both scrambling and Header Insertion/Detection, it's advised to write a MATLAB script and take the similar steps discussed earlier to verify your design and algorithm.

The objective in this Section is to see that the Descrambled data saved in a text file is the same as the input text file that has our four waveforms.

The flow of what we did in this section would be as follows:

- 1. First, the waveforms are generated using a typical MATLAB script used in the previous phase for waveform generation.
- 2. The generated waveforms (Text files) are given to another MATLAB script which is responsible for Scrambling Data and save it in another file. The algorithm used in this section is the same with DVB-S2 Standard as requested in the manual. This algorithm uses two pre-defined sequence of bits and performs XOR and Addition operation on specific bits of these sequences in order to scramble the input data.
- 3. Once scrambling is done, the next MATLAB script shows up and Insert proper headers in the first row of each 512 records of data (as mentioned in the manual). By doing this, data is ready to be transmitted.
- 4. As soon as data is received, the Header Detection detects the markers and (In this verification environment) removes them, so a pure data is ready to be descrambled.
- 5. In the next step, Descrambler reads the text files and apply same algorithm on the input data with a slight difference in assigning the Real and Imaginary parts of the data. Once this operation is done, the final text file is generated and it's equal to the initial text file containing our waveforms.

It should be boted that the Text files containing Initial Waveforms and Descrambled waveforms are the same and verified both manually and by script.

#### • MATLAB Scripts:

#### Scrambler Script + Header Insertion:

```
clc; clear;
% Open the input files for reading
Input_Sine = fopen('sineWave.txt', 'r');
Input_Sawtooth = fopen('sawtoothWave.txt', 'r');
Input_Pulse = fopen('pulseWave.txt', 'r');
Input_Triangular = fopen('triangularWave.txt', 'r');
% Read the content of the input files
Sine = fscanf(Input_Sine, '%s');
Pulse = fscanf(Input_Pulse, '%s');
Sawtooth = fscanf(Input_Sawtooth, '%s');
Triangular = fscanf(Input_Triangular, '%s');
% Close the input files after reading
fclose(Input_Sine);
fclose(Input_Sawtooth);
fclose(Input_Pulse);
fclose(Input_Triangular);
% Initialize the arrays
Sine_Real = strings(1024, 1);
Sine_Imag = strings(1024, 1);
Pulse_Real = strings(1024, 1);
Pulse_Imag = strings(1024, 1);
Sawtooth_Real = strings(1024, 1);
Sawtooth_Imag = strings(1024, 1);
Triangular_Real = strings(1024, 1);
Triangular_Imag = strings(1024, 1);
Sine_Out = strings(1024, 1);
Pulse_Out = strings(1024, 1);
Sawtooth_Out = strings(1024, 1);
Triangular_Out = strings(1024, 1);
% Process the input strings
for i = 0:1023
Sine_Real(i + 1) = Sine((16 * i + 9):(16 * i + 16));
Sine_Imag(i + 1) = Sine((16 * i + 1):(16 * i + 8));
Pulse_Real(i + 1) = Pulse((16 * i + 9):(16 * i + 16));
Pulse_{Imag(i + 1)} = Pulse((16 * i + 1):(16 * i + 8));
Sawtooth Real(i + 1) = Sawtooth((16 * i + 9):(16 * i + 16));
Sawtooth_Imag(i + 1) = Sawtooth((16 * i + 1):(16 * i + 8));
Triangular_Real(i + 1) = Triangular((16 * i + 9):(16 * i +
   16));
```

```
Triangular_Imag(i + 1) = Triangular((16 * i + 1):(16 * i + 8))
end
X = '00000000000000001';
for i = 1:1024
Sine_Real_Temp = Sine_Real(i);
Sine_Imag_Temp = Sine_Imag(i);
Pulse_Real_Temp = Pulse_Real(i);
Pulse_Imag_Temp = Pulse_Imag(i);
Sawtooth_Real_Temp = Sawtooth_Real(i);
Sawtooth_Imag_Temp = Sawtooth_Imag(i);
Triangular_Real_Temp = Triangular_Real(i);
Triangular_Imag_Temp = Triangular_Imag(i);
X_Temp = xor(str2double(X(3)), xor(str2double(X(14)),
   str2double(X(12)));
Y_{\text{Temp}} = xor(str2double(Y(4)), xor(str2double(Y(5)), xor(
   str2double(Y(6)), ...
xor(str2double(Y(7)), xor(str2double(Y(8)), ...
xor(str2double(Y(9)), xor(str2double(Y(10)), ...
xor(str2double(Y(12)), str2double(Y(13))))))));
Y_{\text{Temp}} = xor(Y_{\text{Temp}}, str2double(Y(3)));
Z_Temp1 = xor(X_Temp, Y_Temp);
if Z_Temp1
Z_Temp1 = 2;
else
Z_Temp1 = 0;
end
Z_{\text{Temp2}} = xor(str2double(X(18)), str2double(Y(18)));
if Z_Temp2
Z_Temp2 = 1;
else
Z_{\text{Temp2}} = 0;
end
R = Z_Temp1 + Z_Temp2;
if R == 0
Sine_Out(i) = strcat(Sine_Imag_Temp, Sine_Real_Temp);
Pulse_Out(i) = strcat(Pulse_Imag_Temp, Pulse_Real_Temp);
Sawtooth_Out(i) = strcat(Sawtooth_Imag_Temp,
   Sawtooth_Real_Temp);
Triangular_Out(i) = strcat(Triangular_Imag_Temp,
   Triangular_Real_Temp);
elseif R == 1
Sine_Out(i) = strcat(Sine_Real_Temp, findTwosComplement(char(
   Sine_Imag_Temp)));
```

```
Pulse_Out(i) = strcat(Pulse_Real_Temp, findTwosComplement(
   char(Pulse_Imag_Temp)));
Sawtooth_Out(i) = strcat(Sawtooth_Real_Temp,
   findTwosComplement(char(Sawtooth_Imag_Temp)));
Triangular_Out(i) = strcat(Triangular_Real_Temp,
   findTwosComplement(char(Triangular_Imag_Temp)));
elseif R == 2
Sine_Out(i) = strcat(findTwosComplement(char(Sine_Imag_Temp))
   , findTwosComplement(char(Sine_Real_Temp)));
Pulse_Out(i) = strcat(findTwosComplement(char(Pulse_Imag_Temp
   )), findTwosComplement(char(Pulse_Real_Temp)));
Sawtooth_Out(i) = strcat(findTwosComplement(char(
   Sawtooth_Imag_Temp)), findTwosComplement(char(
   Sawtooth_Real_Temp)));
Triangular_Out(i) = strcat(findTwosComplement(char(
   Triangular_Imag_Temp)), findTwosComplement(char(
   Triangular_Real_Temp)));
elseif R == 3
Sine_Out(i) = strcat(findTwosComplement(char(Sine_Real_Temp))
   , Sine_Imag_Temp);
Pulse_Out(i) = strcat(findTwosComplement(char(Pulse_Real_Temp
   )), Pulse_Imag_Temp);
Sawtooth_Out(i) = strcat(findTwosComplement(char(
   Sawtooth_Real_Temp)), Sawtooth_Imag_Temp);
Triangular_Out(i) = strcat(findTwosComplement(char(
   Triangular_Real_Temp)), Triangular_Imag_Temp);
end
X_New_Bit = xor(str2double(X(18)), str2double(X(11)));
Y_New_Bit = xor(str2double(Y(18)), xor(str2double(Y(13)), xor
   (str2double(Y(11)), str2double(Y(8))));
if X_New_Bit
X = strcat('1', X(1:17));
else
X = strcat('0', X(1:17));
end
if Y_New_Bit
Y = strcat('1', Y(1:17));
else
Y = strcat('0', Y(1:17));
end
end
% Adding header
% Split into two 512-row matrices
half_size = 512;
Sine_1 = Sine_Out(1:half_size, :);
Sine_2 = Sine_Out(half_size+1:end, :);
```

```
Pulse_1 = Pulse_Out(1:half_size, :);
Pulse 2 = Pulse Out(half size+1:end, :);
Sawtooth_1 = Sawtooth_Out(1:half_size, :);
Sawtooth_2 = Sawtooth_Out(half_size+1:end, :);
Triangular_1 = Triangular_Out(1:half_size, :);
Triangular_2 = Triangular_Out(half_size+1:end, :);
% Add 3 rows of all 1s to each matrix
ones_rows = strings(3, 1);
ones_rows(1) = "111111111111111";
ones_rows(2) = "111111111111111";
ones_rows(3) = "111111111111111";
Sine_1 = [ones_rows; Sine_1];
Sine 2 = [ones rows; Sine 2];
Pulse_1 = [ones_rows; Pulse_1];
Pulse_2 = [ones_rows; Pulse_2];
Sawtooth_1 = [ones_rows; Sawtooth_1];
Sawtooth_2 = [ones_rows; Sawtooth_2];
Triangular_1 = [ones_rows; Triangular_1];
Triangular_2 = [ones_rows; Triangular_2];
% Merge the two data matrices
Sine_Out = [Sine_1; Sine_2];
Pulse_Out = [Pulse_1; Pulse_2];
Sawtooth_Out = [Sawtooth_1; Sawtooth_2];
Triangular_Out = [Triangular_1; Triangular_2];
% Open the output files for writing
Output_Sine = fopen('sineWave_Scrambled.txt', 'w');
Output_Pulse = fopen('pulseWave_Scrambled.txt', 'w');
Output_Sawtooth = fopen('sawtoothWave Scrambled.txt', 'w');
Output_Triangular = fopen('triangularWave_Scrambled.txt', 'w'
   );
% Write to the output files
fprintf(Output\_Sine, \ '\slash's \ Sine\_Out);
fprintf(Output_Pulse, '%s\n', Pulse_Out);
fprintf(Output_Sawtooth, '%s\n', Sawtooth_Out);
fprintf(Output_Triangular, '%s\n', Triangular_Out);
% Close the output files after writing
fclose(Output_Sine);
fclose(Output_Pulse);
fclose(Output_Sawtooth);
fclose(Output_Triangular);
function twosComp = findTwosComplement(binaryStr)
if (strcmp(binaryStr,'00000000'))
twosComp = "00000000";
```

```
else
% Check if the input is a valid binary string
if ~all(ismember(binaryStr, '01'))
error('Input must be a binary string');
end
\% Find the 1's complement by flipping the bits
onesComp = char('1' + ('0' - binaryStr));
% Add 1 to the 1's complement to find the 2's complement
carry = 1;
twosComp = onesComp;
for i = length(onesComp):-1:1
if onesComp(i) == '0'
if carry == 1
twosComp(i) = '1';
carry = 0;
end
else
if carry == 1
twosComp(i) = '0';
end
end
end
% If carry is still 1, prepend '1' to the result
if carry == 1
twosComp = ['1' twosComp];
end
end
end
```

# Descrambler Script + Header Detection:

```
clc; clear;
% Open the input files for reading
Input_Sine = fopen('sineWave_Scrambled.txt', 'r');
Input_Sawtooth = fopen('sawtoothWave_Scrambled.txt', 'r');
Input_Pulse = fopen('pulseWave_Scrambled.txt', 'r');
Input_Triangular = fopen('triangularWave_Scrambled.txt', 'r')
% Read the content of the input files
Sine = fscanf(Input_Sine, '%s');
Pulse = fscanf(Input_Pulse, '%s');
Sawtooth = fscanf(Input_Sawtooth, '%s');
Triangular = fscanf(Input_Triangular, '%s');
% Close the input files after reading
fclose(Input_Sine);
fclose(Input_Sawtooth);
fclose(Input_Pulse);
fclose(Input_Triangular);
%% detecting header
% Initialize state machine (same as before)
currentState = 'State1';
detected_rows = []; % Initialize an empty array for detected
   row numbers
% Iterate through rows
for row = 1:size(Sine, 1)
rowData = Sine(row, :);
switch currentState
case 'State1'
if all(rowData == 1)
currentState = 'State2';
end
case 'State2'
if all(rowData == 1)
currentState = 'State3';
currentState = 'State1'; % Reset
end
case 'State3'
if all(rowData == 1)
detected_rows = [detected_rows, row]; % Store detected row
```

```
currentState = 'State1'; % Reset
else
currentState = 'State1'; % Reset
end
end
end
% Remove three rows for each detected row
for i = 1:length(detected_rows)
detected_row = detected_rows(i);
Sine(detected_row-2:detected_row, :) = [];
end
% Initialize the arrays
Sine_Real = strings(1024, 1);
Sine_Imag = strings(1024, 1);
Pulse_Real = strings(1024, 1);
Pulse_Imag = strings(1024, 1);
Sawtooth_Real = strings(1024, 1);
Sawtooth_Imag = strings(1024, 1);
Triangular_Real = strings(1024, 1);
Triangular_Imag = strings(1024, 1);
Sine_Out = strings(1024, 1);
Pulse_Out = strings(1024, 1);
Sawtooth_Out = strings(1024, 1);
Triangular_Out = strings(1024, 1);
% Process the input strings
for i = 0:1023
Sine_Real(i + 1) = Sine((16 * i + 9):(16 * i + 16));
Sine_Imag(i + 1) = Sine((16 * i + 1):(16 * i + 8));
Pulse_Real(i + 1) = Pulse((16 * i + 9):(16 * i + 16));
Pulse_{Imag(i + 1)} = Pulse((16 * i + 1):(16 * i + 8));
Sawtooth_Real(i + 1) = Sawtooth((16 * i + 9):(16 * i + 16));
Sawtooth_Imag(i + 1) = Sawtooth((16 * i + 1):(16 * i + 8));
Triangular_Real(i + 1) = Triangular((16 * i + 9):(16 * i + 1))
   16));
Triangular_Imag(i + 1) = Triangular((16 * i + 1):(16 * i + 8)
   );
end
X = '000000000000000001';
for i = 1:1024
Sine_Real_Temp = Sine_Real(i);
Sine_Imag_Temp = Sine_Imag(i);
```

```
Pulse_Real_Temp = Pulse_Real(i);
Pulse_Imag_Temp = Pulse_Imag(i);
Sawtooth_Real_Temp = Sawtooth_Real(i);
Sawtooth_Imag_Temp = Sawtooth_Imag(i);
Triangular_Real_Temp = Triangular_Real(i);
Triangular_Imag_Temp = Triangular_Imag(i);
X_{\text{Temp}} = xor(str2double(X(3)), xor(str2double(X(14)),
   str2double(X(12)));
Y_Temp = xor(str2double(Y(4)), xor(str2double(Y(5)), xor(
   str2double(Y(6)), ...
xor(str2double(Y(7)), xor(str2double(Y(8)), ...
xor(str2double(Y(9)), xor(str2double(Y(10)), ...
xor(str2double(Y(12)), str2double(Y(13))))))));
Y_Temp = xor(Y_Temp, str2double(Y(3)));
Z_Temp1 = xor(X_Temp, Y_Temp);
if Z_Temp1
Z_Temp1 = 2;
else
Z_Temp1 = 0;
end
Z_{\text{Temp2}} = xor(str2double(X(18)), str2double(Y(18)));
if Z_Temp2
Z_Temp2 = 1;
else
Z_Temp2 = 0;
end
R = Z_Temp1 + Z_Temp2;
if R == 0
Sine_Out(i) = strcat(Sine_Imag_Temp, Sine_Real_Temp);
Pulse_Out(i) = strcat(Pulse_Imag_Temp, Pulse_Real_Temp);
Sawtooth_Out(i) = strcat(Sawtooth_Imag_Temp,
   Sawtooth_Real_Temp);
Triangular_Out(i) = strcat(Triangular_Imag_Temp,
   Triangular_Real_Temp);
elseif R == 1
Sine_Out(i) = strcat(findTwosComplement(char(Sine_Real_Temp))
   , Sine_Imag_Temp);
Pulse_Out(i) = strcat(findTwosComplement(char(Pulse_Real_Temp
   )), Pulse_Imag_Temp);
Sawtooth_Out(i) = strcat(findTwosComplement(char(
   Sawtooth_Real_Temp)), Sawtooth_Imag_Temp);
Triangular_Out(i) = strcat(findTwosComplement(char(
   Triangular_Real_Temp)), Triangular_Imag_Temp);
elseif R == 2
Sine_Out(i) = strcat(findTwosComplement(char(Sine_Imag_Temp))
   , findTwosComplement(char(Sine_Real_Temp)));
Pulse_Out(i) = strcat(findTwosComplement(char(Pulse_Imag_Temp
```

```
)), findTwosComplement(char(Pulse_Real_Temp)));
Sawtooth Out(i) = strcat(findTwosComplement(char(
   Sawtooth_Imag_Temp)), findTwosComplement(char(
   Sawtooth_Real_Temp)));
Triangular_Out(i) = strcat(findTwosComplement(char(
   Triangular_Imag_Temp)), findTwosComplement(char(
   Triangular_Real_Temp)));
elseif R == 3
Sine_Out(i) = strcat(Sine_Real_Temp, findTwosComplement(char(
   Sine_Imag_Temp)));
Pulse_Out(i) = strcat(Pulse_Real_Temp, findTwosComplement(
   char(Pulse_Imag_Temp)));
Sawtooth_Out(i) = strcat(Sawtooth_Real_Temp,
   findTwosComplement(char(Sawtooth Imag Temp)));
Triangular_Out(i) = strcat(Triangular_Real_Temp,
   findTwosComplement(char(Triangular_Imag_Temp)));
end
X_New_Bit = xor(str2double(X(18)), str2double(X(11)));
Y_New_Bit = xor(str2double(Y(18)), xor(str2double(Y(13)), xor
   (str2double(Y(11)), str2double(Y(8))));
if X_New_Bit
X = strcat('1', X(1:17));
else
X = strcat('0', X(1:17));
end
if Y_New_Bit
Y = strcat('1', Y(1:17));
else
Y = strcat('0', Y(1:17));
end
end
% Open the output files for writing
Output_Sine = fopen('sineWave_Descrambled.txt', 'w');
Output_Pulse = fopen('pulseWave_Descrambled.txt', 'w');
Output_Sawtooth = fopen('sawtoothWave_Descrambled.txt', 'w');
Output_Triangular = fopen('triangularWave_Descrambled.txt', '
   w');
% Write to the output files
fprintf(Output_Sine, '%s\n', Sine_Out);
fprintf(Output_Pulse, '%s\n', Pulse_Out);
fprintf(Output_Sawtooth, '%s\n', Sawtooth_Out);
fprintf(Output_Triangular, '%s\n', Triangular_Out);
% Close the output files after writing
fclose(Output_Sine);
fclose(Output_Pulse);
```

```
fclose(Output_Sawtooth);
fclose(Output_Triangular);
function twosComp = findTwosComplement(binaryStr)
if (strcmp(binaryStr,'00000000'))
twosComp = "00000000";
else
% Check if the input is a valid binary string
if ~all(ismember(binaryStr, '01'))
error('Input must be a binary string');
end
% Find the 1's complement by flipping the bits
onesComp = char('1' + ('0' - binaryStr));
% Add 1 to the 1's complement to find the 2's complement
carry = 1;
twosComp = onesComp;
for i = length(onesComp):-1:1
if onesComp(i) == '0'
if carry == 1
twosComp(i) = '1';
carry = 0;
end
else
if carry == 1
twosComp(i) = '0';
end
end
end
% If carry is still 1, prepend '1' to the result
if carry == 1
twosComp = ['1' twosComp];
end
end
end
```

As mentioned Previously, The results (Output text files containing descrambled data) is 100 percent match with the input data which proves the functionality of this algorithm.