


Fig: Flip-Flops used for parallel data storage

Frequency Disision:

A J-K Flip-Flop can be used to divide the frequency of a clock by 2 when connected to toggle (J=k=1)




Flip-Flop A

Flip-FlopB


Flip-Flop A will toggle at the positive edge of CLK

Flip-flop B will toggle at the positive edge of OA



4t

time period of QB= 2 times of time period of QA and = 4 times of time period of CLK time period of QA= 2 times of time period of CLK




## A synchronous Counter Operation:

A 2-bit Asynchronous Binarry Counter

J0 and K0 will always toggle at the rising edge of clk

J1 and K1 will always toggle at the rising edge of Q0







Fig: Timing diagram for the counter

clock pulse	Qi	Qo
Initially	0	0
0 10	0	1
2	I	0
3	1	1
4 (necycles)	0	0

Table state sequence for a 2-stage binary counter.

## A 3-Bit Asynchronous Binary counter



Q 2	Qı	Q.
0	0	0
0	0	1
0	1	0
0	0 1	1
1	0	0
1	0_	1
1	1.	0
1	1	1
6	6	0
	0 0 0 1 1 1 1 1	

The standard standard

## A Four bit Asynchronous binary counter HIGH Qo Q3 J Jo J2 73 elk-Ko K2 FFI FFO FF2 FF3 Hoynchro nous counter: MODULUS-10 HIGH ao Qz Q2 Jo J3 JI o O elk K3 CLF KI CLR Ko CLR K2 CLF FFO FFI FF2 FF3 asynchronous decode State sequence for an counter: Q3 Clock pulse Q2 Q Qo A decade counter is going to Initially 0 0 0 0 count upto binary value of 0-9. It will recycle at the 10th Clock 0 0 1 0 pulse, and you will only see a 2 0 0 0 slight glimpse of the value 10, after which it will show 0 (that 3 1 0 0 means it will recycle). 4 0 0 0 1 0 0 0 1 0 X 1 1 0 8 0 0 0 1 9 1 0 0 10

1

0

0

0

0

0

0

