# Registers and Register Transfers


ECE 2372 | Modern Digital System Design | Texas Tech University

#### Lecture Overview


- D Flip-Flop Register
- Registers with Clear and Load Enable
- Data Transfer Between Registers
- Example: Parallel Adder with Accumulator

Registers and Register Transfers | Modern Digital System Design


• We have seen that a D Flip-Flop can be used to store a single bit.




• To store an N-bit binary number, we simply need N, D Flip-Flops.



• We can package up our register to keep our schematics simpler.



The crossed line labeled "N" indicates an N-bit bus.




What questions do you have?

### **EXAM QUESTION** | D Flip-Flop Register

How many D Flip-Flops are present in the given register?

- A. 1
- B. 4
- C. 8
- D. 16



## **EXAM QUESTION** | D Flip-Flop Register


How many D Flip-Flops are present in the given register?

A. 1

**B.** 4

C. 8

D. 16




Registers and Register Transfers | Modern Digital System Design

- In addition to being able to store binary data, there are two additional bits of functionality that we want to add.
- 1. The ability to control when data may be written to the register.
- 2. The ability to quickly write zeros to all the flip-flops.

Let's add two control inputs to the register table.

Clear	Load	Data	Q+
0	0	0	Q
0	0	1	Q
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0





What questions do you have?

### EXAM QUESTION | Clear and Load Enable

What will the next state of a register be with the following inputs?

- A. Q
- B. D
- C. Zeros
- D. X

$$C = 0$$

$$L = 1$$

### EXAM QUESTION | Clear and Load Enable

What will the next state of a register be with the following inputs?


- A. Q
- B. D
- <del>C.</del> 0
- <del>D. X</del>

- C = 0
- L = 1

Registers and Register Transfers | Modern Digital System Design

The majority of the work done in digital systems is simply passing binary data between different registers.


This work is called Register Transfer Operations.



Consider the following commands, what effect will they have on the circuit from the previous slide?

LOAD X;


LOAD Y;



Consider the following commands, what effect will they have on the circuit from the previous slide?

LOAD X; Sets ADDR = 1


LOAD Y;



Consider the following commands, what effect will they have on the circuit from the previous slide?

LOAD X; Sets ADDR = 1

LOAD Y; Sets ADDR = 0



### Congratulations!

We have finally written our first line of code!

It's not much, but it counts.

This type of low-level programming is called **ASSEMBLY**.



What questions do you have?

### **EXAM QUESTION** | Register Transfers


For the given register circuit, how will the command LOAD X B; effect the control inputs S and ADDR?

$$A. S=0$$
,  $ADDR=0$ 

$$B. S=0$$
,  $ADDR=1$ 

$$C. S=1, ADDR=0$$

D. 
$$S=1$$
, ADDR=1




### **EXAM QUESTION** | Register Transfers

For the given register circuit, how will the command LOAD X B; effect the control inputs S and ADDR?

$$A.S=0$$
,  $ADDR=0$ 

$$C.S=1$$
, ADDR=0

D. 
$$S=1$$
, ADDR=1




## Example: Parallel Adder with Accumulator


Registers and Register Transfers | Modern Digital System Design


#### Parallel Adder with Accumulator


• Let's expand on our Ripple-Carry Adder and give it the ability to store the results in an accumulator.


#### Parallel Adder with Accumulator




















What questions do you have?

What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?

- 1. 13
- 2. 7
- 3. 28
- 4. 18

D	RST
1	1
2	0
3	1
4	1
5	0
6	0
7	0




What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?



<del>2. 7</del>

3. 28

D	RST	Q
1	1	
2	0	
3	1	
4	1	
5	0	
6	0	
7	0	





What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?



 $\frac{2}{1}$ 

3 78






What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?



<del>2. 7</del>

3. 28


D	RST	Q
1	1	0
2	0	2
3	1	
4	1	
5	0	
6	0	
7	0	



What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?



D	RST	Q
1	1	0
2	0	2
3	1	0
4	1	
5	0	
6	0	
7	0	




What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?



$$\frac{2}{1}$$

D	RST	Q
1	1	0
2	0	2
3	1	0
4	1	0
5	0	
6	0	
7	0	




What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?



2. 7

3. 28

D	RST	Q
1	1	0
2	0	2
3	1	0
4	1	0
5	0	5
6	0	
7	0	




What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?



 $\frac{2}{1}$ 

3. 28

D	RST	Q
1	1	0
2	0	2
3	1	0
4	1	0
5	0	5
6	0	11
7	0	




What will be the output of a Parallel Adder with Accumulator at the end of the following sequence of inputs?

<del>1. 13</del>

 $\frac{2}{1}$ 

3. 28

D	RST	Q
1	1	0
2	0	2
3	1	0
4	1	0
5	0	5
6	0	11
7	0	18



#### Lecture Recap

- D Flip-Flop Register
- Registers with Clear and Load Enable
- Data Transfer Between Registers
- Example: Parallel Adder with Accumulator



What questions do you have?

# Registers and Register Transfers

ECE 2372 | Modern Digital System Design | Texas Tech University