

## Register Transfer Level Programming

ECE 2372 Modern Digital System Design | Texas Tech University

## Lecture Overview

- What is Register Transfer Level?
- RTL Syntax in Verilog HDL
- RTL Examples

## What is Register Transfer Level?

Register Transfer Level Programming | Modern Digital System Design

#### What is Register Transfer Level?

- Register Transfer Level (RTL) is a design abstraction which models the flow of digital signals between registers and the logical operations performed on those signals.
- Most digital systems are designed at the RTL level.

```
module ff_d(D, CLK, Q);
 8
 9
10
         // DATA INPUTS
         input D;
11
12
         // CONTROL INPUTS
13
         input CLK;
14
15
         // OUTPUT REGISTERS
16
         output reg Q;
17
18
         // RTL CIRCUIT IMPLEMENTATION
19
         always @(posedge CLK)
20
         begin
21
             Q \leftarrow D;
22
23
         end
24
     endmodule
25
```

#### What is Register Transfer Level?

- RTL programming is very similar to computer programming.
- Similar structures are used
  - If/else
  - Loops

- Verilog is still not a programming language.
- It is common for new engineers to try and use RTL like C/C++.



# What questions do you have?

#### **EXAM QUESTION:** Register Transfer Level

Which of the following RTL commands defines a 6-bit output register?

```
A. reg[5:0] myReg;
B. output [5:0] myReg;
C. output reg [5:0] myReg;
D. output reg [6:0] myReg;
```

#### **EXAM QUESTION:** Register Transfer Level

Which of the following RTL commands defines a 6-bit output register?

```
A. reg[5:0] myReg;

B. output [5:0] myReg;

C. output reg [5:0] myReg;

D. output reg [6:0] myReg;
```

## RTL Syntax in Verilog HDL


Register Transfer Level Programming | Modern Digital System Design

#### RTL Syntax in Verilog HDL

- Registers
- Trigger
- If/Else Syntax in Verilog
- For Loops in Verilog
- While Loops in Verilog
- Non-blocking Assignment

#### RTL Syntax: Registers

- Registers are provided in Verilog HDL.
- Usually (but not always), you'll declare your output ports as registers.



#### RTL Syntax: Registers

Registers can be declared to be N-bit long.

30 output reg [7:0] Accumulator;

#### RTL Syntax: Trigger

Register transfers are triggered using the always@command.

```
// RTL CIRCUIT IMPLEMENTATION
always @(posedge CLK)
begin
   Q <= D;
end</pre>
```

### RTL Syntax: Trigger

```
27 always@(posedge CLK) // Rising Edge of CLK
28
29 always@(negedge CLK) // Falling Edge of CLK
30
31 always@(CLK) // Rising and Falling Edge of CLK
32
33 always@(*) // Any Rising or Falling Edge of ANY Input.
```

#### RTL Syntax: IF/ELSE

```
27 if (CONDITION)
    begin
28
     // EXECUTE IF TRUE
29
    end
30
    else
31
    begin
32
      // EXECUTE IF FALSE
33
    end
34
```

#### RTL Syntax: FOR Loop

```
for (START; END_CONDITION; CHANGE)
begin
// EXECUTE

end
```

#### RTL Syntax: WHILE Loop

• While loops aren't commonly used, but they are available.

```
while (CONDITION)
27
    begin
28
        // EXECUTE WHILE CONDITION
29
        // IS TRUE
30
     end
```

#### Blocking vs Nonblocking Assignment

Verilog supports two separate types of assignment.

- Blocking Will hold all execution until complete (synchronous)
- Nonblocking Will not hold up execution (asynchronous)

```
// Nonblocking assignment
Q = D;
// Blocking Assignment
Q <= D;</pre>
```

#### RTL Syntax in Verilog HDL

- Registers
- Trigger
- If/Else Syntax in Verilog
- For Loops in Verilog
- While Loops in Verilog
- Non-blocking Assignment



# What questions do you have?

#### **EXAM QUESTION:** RTL Syntax

Which of the following RTL commands will cause the logic instructions to trigger on the falling edge of CLK?

```
A. always@(posedge CLK);
B. always@(negedge CLK);
C. always@(CLK);
D. always@(*);
```

#### **EXAM QUESTION:** RTL Syntax


Which of the following RTL commands will cause the logic instructions to trigger on the falling edge of CLK?

```
A. always@(posedge CLK);
B. always@(negedge CLK);
C. always@(CLK);
D. always@(*);
```

## RTL Examples

Register Transfer Level Programming | Modern Digital System Design

#### RTL Example: J-K Flip-Flop



Input	Output
J = K = 0	No Change
J = 1, K = 0	SET (After CLK Edge)
J = 0, K = 1	RESET (After CLK Edge)
J = K = 1	TOGGLE (After CLK Edge)

```
module ff_jk(J, K, CLK, Q);
 8
         // DATA INPUTS
9
         input J, K;
10
11
         // CONTROL INPUTS
12
         input CLK;
13
         // OUTPUT REGISTERS
14
         output reg Q = 1'b0;
15
16
         // RTL LOGIC IMPLEMENTATION
17
         always @(posedge CLK)
18
         begin
19
              Q \leftarrow J \& \sim Q \mid \sim K \& Q;
20
         end
21
22
     endmodule
23
```

#### Test Benches in RTL

There are only two main things that are different about running a test bench on an RTL module.

- 1. Setup the clock
- 2. Manually stop the test.


# Setup the Clock

```
// CLOCK
reg CLK = 1'b0;
always
begin
    CLK = \sim CLK;
end
```


#### Manually stop the test.

- If you don't stop the test manually, the clock will keep the test running forever.
- Stop the test with the \$finish command.

```
// TEST EXECUTION
initial begin
    $dumpfile("ff jk.vcd");
    $dumpvars(0, ff jk test);
    {J, K} = 2'b00; #20;
    {J, K} = 2'b10; #20;
    {J, K} = 2'b00; #20;
    {J, K} = 2'b01; #20;
    {J, K} = 2'b00; #20;
    {J, K} = 2'b11; #20;
    #50;
    $finish;
end
```



#### RTL Example: Register Transfer



```
module reg tran(D, S, ADDR, CLK, Q);
         // DATA INPUTS
10
         input [1:0] D;
11
        // CONTROL INPUTS
12
         input S, ADDR, CLK;
13
         // DATA OUTPUTS
14
         output [1:0] Q;
15
         // INTERNAL REGISTERS
16
         reg rA, rB, rX, rY;
17
```

```
// RTL LOGIC IMPLEMENTATION
                                                            // COMBINATIONAL LOGIC IMPLEMENTATION
19
                                                   39
          always@(posedge CLK) begin
                                                            assign Q[1] = rX;
20
                                                   40
                                                            assign Q[0] = rY;
              rA \leftarrow D[1];
                                                   41
21
              rB <= D[0];
22
23
              if(S == 0) begin
24
                   if (ADDR == 1) begin
25
                       rX \leftarrow rA;
26
                   end else begin
27
                       rY \leftarrow rA;
28
29
                   end
              end else begin
30
                   if (ADDR == 1) begin
31
32
                       rX \leftarrow rB;
                   end else begin
33
34
                       rY \leftarrow rB;
35
                   end
36
              end
37
          end
```

#### RTL Examples: ALU Project

RTL Syntax drastically simplifies the implementation from the ALU project.

```
// DATA INPUTS
 9
         input [7:0] A, B;
10
11
         // CONTROL INPUTS
12
         input S, E;
13
14
         // OUTPUT REGISTERS
15
         output reg [7:0] W;
16
17
```

```
// RTL LOGIC IMPLEMENTATION
18
         always@(*) begin
19
             if (E == 1) begin
20
                  if (S == 0) begin
21
                     W \leq A + B;
22
                  end else begin
23
                      W \leq A - B;
24
                  end
25
             end else begin
26
                  W <= 0;
27
             end
28
         end
29
```



# What questions do you have?

## Lecture Recap

- What is Register Transfer Level?
- RTL Syntax in Verilog HDL
- RTL Examples



# What questions do you have?



## Register Transfer Level Programming

ECE 2372 Modern Digital System Design | Texas Tech University