
1- Implement the Boolean function below using transistor-level Verilog coding. f(A, B, C, D) = A'C + AB'C + BD' + A'C'D' In your testbench, test the module for <u>all</u> different combinations of inputs.

For the first question, we simplify our function using Karnaugh map, then we use transistors, \sim f and dual of \sim f to create f.

$$\begin{array}{c}
\text{If } Ac + ABc + ABc + BD' + A'C'D' \\
\text{R-MoP} \Rightarrow \text{DIF}$$

$$\begin{array}{c}
\text{R-MoP} \Rightarrow \text{DIF}
\end{array}$$

$$\begin{array}{c}
\text{Pros} \\
\text{P$$



The Verilog code, implementation of module:

```
problem1 > V Foroutan.Nazanin.402243084.problem1.module.v
      module fun(input a, a_not, b, b_not, c, c_not, d, d_not, output out);
           wire w1, w2, w3, w4, w5, w6, w7;
           supply1 vdd;
           supply0 gnd;
          pmos(w1, vdd, a);
           pmos(out, w1, d);
           pmos(w2, vdd, b_not);
          pmos(out, w2, d);
          pmos(w3, vdd, a);
          pmos(out, w3, c_not);
          pmos(w4, vdd, b);
          pmos(out, w4, c not);
          nmos(out, w5, a);
          nmos(out, w5, d);
          nmos(w5, w6, b_not);
          nmos(w5, w6, d);
          nmos(w6, w7, a);
          nmos(w6, w7, c not);
           nmos(w7, gnd, b);
           nmos(w7, gnd, c not);
```


Part of test bench bench implementation:

```
problem1 > V Foroutan.Nazanin.402243084.problem1.testbench.v
       `include "Foroutan.Nazanin.402243084.problem1.module.v"
      module problem1_TestBench();
           reg a, not_a, b, not_b, c, not_c, d, not_d;
           wire out;
           fun fun1(a, not_a, b, not_b, c, not_c, d, not_d, out);
               $dumpfile("waveform problem1.vcd");
               $dumpvars(0, problem1 TestBench);
               #1;
 15
               a = 0;
               b = 0;
               c = 0;
               d = 0;
               not a = -a;
               not b = \sim b;
               not_d = -d;
               not c = \sim c;
               $display("A:%d , B:%d , C:%d , D:%d --> %d",a,b,c,d, out);
```

Picture of the outputs in the terminal:


```
[Running] Foroutan.Nazanin.402243084.problem1.testbench.v
VCD info: dumpfile waveform problem1.vcd opened for output.
A:0 , B:0 , C:0 , D:0 --> 1
A:0 , B:0 , C:0 , D:1 --> 0
A:0 , B:0 , C:1 , D:0 --> 1
A:0 , B:0 , C:1 , D:1 --> 1
A:0 , B:1 , C:0 , D:0 --> 1
A:0 , B:1 , C:0 , D:1 --> 0
A:0 , B:1 , C:1 , D:0 --> 1
A:0 , B:1 , C:1 , D:1 --> 1
A:1 , B:0 , C:0 , D:0 --> 0
A:1 , B:0 , C:0 , D:1 --> 0
A:1 , B:0 , C:1 , D:0 --> 1
A:1 , B:0 , C:1 , D:1 --> 1
A:1 , B:1 , C:0 , D:0 --> 1
A:1 , B:1 , C:0 , D:1 --> 0
A:1 , B:1 , C:1 , D:0 --> 1
A:1 , B:1 , C:1 , D:1 --> 0
[Done] exit with code=0 in 0.024 seconds
```


The picture of the waves:





2- Implement an 4-bit signed adder using gate-level Verilog coding. The adder should have an overflow detector.

In your testbench, test it for different inputs (once with two positive numbers without overflow, once with two positive numbers with overflow, once with two negative numbers without overflow, and once with two negative numbers with overflow).









anbu Cui	Sn Cn
0 0	ಾ ಹಿ
° ′ ′	\
• 10	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
• \ \	\ c (
(00	(•
(9 (٥
د (،	Э
(()	<i>\(\(\)</i>

$$S_n = \overline{a_n} \left(b_n \odot C_{n-1} \right) + a_n \left(\overline{b_n} \odot C_{n-1} \right)$$



For the module implementation I built one full adder then I used cascade to build the four bit adder.

one bit adder:

Four bit adder:

```
module four_bit_adder(input [3:0] A, B, output [3:0] sum, output overflow, cout);

wire c1, c2, c3; // Declare cout wire

wire A3andB3andS3not, A3notandB3notandS3;

full_adder fal(A[0], B[0], 1'b0, sum[0], c1);

full_adder fa2(A[1], B[1], c1, sum[1], c2);

full_adder fa3(A[2], B[2], c2, sum[2], c3);

full_adder fa4(A[3], B[3], c3, sum[3], cout);

// overflow detection
and(A3andB3andS3not, A[3], B[3], ~sum[3]);
and(A3notandB3notandS3, ~A[3], ~B[3], sum[3]);
or(overflow, A3andB3andS3not, A3notandB3notandS3);

endmodule
```

Part of test bench:

```
`include "Foroutan.Nazanin.402243084.problem2.module.v"
module problem2 testbench;
   reg [3:0] A;
   reg [3:0] B;
   wire [3:0] Sum;
   wire overflow;
   wire cout;
   // Instantiate the four_bit_adder module using positional port mapping
   four_bit_adder adder(A, B, Sum, overflow, cout);
   initial begin
        $dumpfile("waveform problem2.vcd");
        $dumpvars(0, problem2_testbench);
       A = 4'b0010; // 2
        B = 4'b0011; // 3
       #10;
        $display("A = %b, B = %b, Sum = %b, Overflow = %b, Cout = %b", A, B, Sum, overflow, cout);
```

The output shown in terminal:

```
[Running] Foroutan.Nazanin.402243084.problem2.testbench.v VCD info: dumpfile waveform_problem2.vcd opened for output. A = 0010, B = 0011, Sum = 0101, Overflow = 0, Cout = 0 A = 0111, B = 0101, Sum = 1100, Overflow = 1, Cout = 0 A = 1101, B = 1011, Sum = 1000, Overflow = 0, Cout = 1 A = 1001, B = 1001, Sum = 0010, Overflow = 1, Cout = 1 [Done] exit with code=0 in 0.024 seconds
```

The wave shown in gtk wave:



3- Implement an ALU with two 6 bit signed inputs A and B and with 4 different operation modes mentioned below.

0-
$$(A <<< 2) + (B >>> 1)$$

1- $A + 3B$
2- $-B$
3- $|2A - B|$

For the ALU implementation we were supposed to build modules for each operation and then use them to make the alu.

```
module shift(input [5:0] A, B, output [5:0] res, output cout);
21
        wire [6:0] shifted res;
        assign shifted res = (A <<< 2) + (B >>> 1);
23
24
        assign res = shifted res[5:0];
        assign cout = shifted res[6]; // Carry out if any of the upper bits are set
25
    endmodule
27
     module add(input [5:0] A, B, output [5:0] res, output cout);
        assign {cout, res} = A + 3*B;
     endmodule
     module neg(input [5:0] B, output [5:0] res);
        assign res = -B;
     endmodule
     module abs(input [5:0] A, B, output [5:0] res);
        assign res = (2*A - B > 0 ? 2*A - B : -(2*A - B));
     endmodule
```


The ALU using modules:

```
module ALU(
    input [5:0] A, B,
    input [1:0] op code,
    output [5:0] out,
   output cout
   wire [5:0] res0, res1, res2, res3;
   wire cout_add, cout_shift;
    shift zero(A, B, res0, cout_shift);
    add one(A, B, res1, cout add);
   neg two(B, res2);
    abs three(A, B, res3);
    assign out = op code[1] ? (op code[0] ? res3 : res2) : (op code[0] ? res1 :
    res0);
    assign cout = (op_code == 2'b01) ? cout_add : (op_code == 2'b00) ? cout_shift :
    1'b0; // cout for add and shift operations
endmodule
```


Part of test bench:

```
include "Foroutan.Nazanin.402243084.problem3.module.v"
module problem3 testbench();
   reg[5:0] A, B;
   reg[1:0] op;
   wire[5:0] out;
   wire cout;
   ALU ALU 6bit (A, B, op, out, cout);
        $dumpfile("waveform problem3.vcd");
        $dumpvars(0, problem3 testbench);
        A = -5;
        B = 20;
        op = 2'b00;
       #1;
        $display("A: %b\nB: %b\nOperation: %b\nOutput: %b\nCarry Out: %b\n", A, B,
        op, out, cout);
        A = 5;
        B = 10;
        op = 2'b01;
        #1;
        $display("A: %b\nB: %b\nOperation: %b\nOutput: %b\nCarry Out: %b\n", A, B,
        op, out, cout);
```

The waves:



4- Design and implement a counter that only count odd numbers from 1 to 9.



* Reget =0 -> Returns to SI

The module code:

The test bench code:

```
module odd counter tb;
    reg clk;
    reg reset; // Add reset signal
    wire [3:0] count;
    // Instantiate the odd counter module
    odd counter uut (
10
         .clk(clk),
         .reset(reset), // Connect reset signal
         .count(count)
     );
15
16
    // Clock generation
    initial begin
17
18
         clk = 0;
19
         forever #5 clk = ~clk; // Toggle clock every 5 time units
20
     end
21
22
     initial begin
23
         $monitor("Time = %0t, Count = %0d", $time, count);
24
25
         // Initial reset
         reset = 1; // Apply reset
26
27
         #10;
28
         reset = 0; // Release reset
29
30
         // Wait for count to be 5
31
         wait (count == 4'b0101);
32
         reset = 1;
33
         #10;
34
         reset = 0;
35
         #100; // Run for additional 100 time units
36
37
38
         $finish;
     end
```

Waves and outputs:



```
Time = 0, Count = 1
Time = 15, Count = 3
Time = 25, Count = 1
Time = 35, Count = 3
Time = 45, Count = 5
Time = 55, Count = 7
Time = 65, Count = 9
Time = 75, Count = 1
Time = 85, Count = 3
Time = 95, Count = 5
Time = 105, Count = 7
Time = 115, Count = 9
Time = 125, Count = 1
Time = 135, Count = 3
```

5- Design and implement a sequence detector to detect 0110110 sequence.

In the Verilog code the main part for state machine:

```
always @(*) begin
    if(reset == 1) begin
        next_state = 50;
    end else begin
        case (current_state)
        So: next_state = (in_bit == 0) ? S1 : S0;
        S1: next_state = (in_bit == 1) ? S2 : S1;
        S2: next_state = (in_bit == 1) ? S3 : S1;
        S3: next_state = (in_bit == 0) ? S4 : S0;
        S4: next_state = (in_bit == 1) ? S5 : S1;
        S5: next_state = (in_bit == 1) ? S6 : S1;
        S6: next_state = (in_bit == 0) ? S7 : S0;
        S7: next_state = (in_bit == 0) ? S1 : S5;
        default: next_state = S0;
    endcase
end
```

The encoding for the state machines:

```
// State encoding
parameter S0 = 3'b000;
parameter S1 = 3'b001;
parameter S2 = 3'b010;
parameter S3 = 3'b011;
parameter S4 = 3'b100;
parameter S5 = 3'b101;
parameter S6 = 3'b111;
```

The outputs shown in terminal:

```
[Running] Foroutan.Nazanin.402243084.problem5.testbench.v
Time: 5000 | reset: 1 | in bit: 0 | Current State: 000 | Next State: 000 | seq detected: 0
Time: 15000 | reset: 0 | in bit: 0 | Current State: 000 | Next State: 001 | seq detected: 0
Time: 25000
                         in bit: 1 | Current State: 001
                                                                            seq_detected: 0
                                                          Next State: 010
             reset: 0 |
             reset: 0 | in bit: 1 | Current State: 010
Time: 35000
                                                          Next State: 011
                                                                            seg detected: 0
Time: 45000
                        in bit: 0 |
             reset: 0 |
                                    Current State: 011
                                                          Next State: 100
                                                                            seq detected: 0
Time: 55000
             reset: 0 | in bit: 1 |
                                    Current State: 100 |
                                                          Next State: 101
                                                                            seq detected: 0
Time: 65000
             reset: 0 | in bit: 1 |
                                    Current State: 101
                                                          Next State: 110 |
                                                                            seq detected: 0
             reset: 0 |
                                                                            seq detected: 0
Time: 75000
                         in bit: 0 |
                                    Current State: 110 |
                                                          Next State: 111 |
Time: 85000
             reset: 0 | in bit: 1 | Current State: 111 | Next State: 101 |
                                                                            seq detected: 1
Time: 95000 | reset: 0 | in bit: 0 | Current State: 101 | Next State: 001 | seq detected: 0
[Done] exit with code=0 in 0.025 seconds
```

The diagram:



DLC Project Report Nazanin Foroutan The solution for the state machine: 5. 5, 9110110 0 1101 56 Sn - 50 Sono - SA $S \rightarrow \xi_1$ 5.1101 -> 55 $S_{0/(0)} \rightarrow S_{c}$