Assignment - 3 Report Member 1: Shekhar Shrivas Member 2: Nagmani Kumar

Q1. Write Verilog code for a mod 16 synchronous counter along with the test bench.

CODE:

```
module jk_flipflop (
    input J, K, clk, reset,
    output reg Q
);
always @(posedge clk or posedge reset) begin
    if (reset)
        Q <= 1'b0;
    else begin
        case ({J, K})
            2'b00: Q <= Q;
            2'b01: Q <= 1'b0;
            2'b10: Q <= 1'b1;
            2'b11: Q <= ~Q;
        endcase
    end
endmodule
```

```
mod_16_counter.v •
Question_1 > V mod_16_counter.v
      `include "jk flipflop.v"
      module mod 16 counter (
          input wire clk,
          input wire reset,
          output reg [3:0] count
      );
      reg jk_in, jk_out;
      reg [3:0] temp;
      jk flipflop jk ff 0 (
          .J(1'b1),
 10
          .K(1'b0),
 11
          .clk(clk),
 12
          .reset(reset),
 13
          .Q(jk out)
 14
 15
      );
      assign jk in = jk out;
 16
      genvar i;
 18
      generate
          for (i = 1; i < 4; i = i + 1) begin : jk ff loop
 19
               jk flipflop jk ff (
 20
                   .J(jk in),
 21
                   .K(1'b0),
 22
                   .clk(clk),
 23
                   .reset(reset),
 24
                   .Q(jk out)
 25
 26
               );
               assign jk in = jk out;
 27
 28
```

```
mod 16 counter.v •
Question_1 > V mod_16_counter.v
      generate
 18
 28
          end
 29
      endgenerate
      always @(*) begin
 31
          case (jk out)
 32
               4'b0000: temp = 4'b0000;
               4'b0001: temp = 4'b0001;
 33
               4'b0011: temp = 4'b0011;
 35
               4'b0010: temp = 4'b0010;
              4'b0110: temp = 4'b0100;
              4'b0111: temp = 4'b0101;
 37
               4'b0101: temp = 4'b0111;
              4'b0100: temp = 4'b0110;
 39
              4'b1100: temp = 4'b1000;
 40
               4'b1101: temp = 4'b1001;
 41
 42
              4'b1111: temp = 4'b1011;
              4'b1110: temp = 4'b1010;
 43
               4'b1010: temp = 4'b1100;
 44
 45
              4'b1011: temp = 4'b1101;
              4'b1001: temp = 4'b1111;
 46
 47
               4'b1000: temp = 4'b1110;
               default: temp = 4'b0000;
 48
          endcase
 49
 50
      end
      always @(posedge clk or posedge reset) begin
 51
 52
          if (reset)
               count <= 4'b0000;
 53
 54
          else
 55
               count <= temp + 1;</pre>
      end
 57
 58
      endmodule
```

```
`include "mod_16_counter.v"
module mod_16_counter_tb;
reg clk;
reg reset;
wire [3:0] count;
mod 16 counter mod 16 counter inst(
   .clk(clk),
    .reset(reset),
    .count(count)
);
always #5 clk = ~clk;
initial begin
   clk = 0;
    reset = 1;
    #10 \text{ reset} = 0;
end
always @(posedge clk)
begin
    $display("Count: %d", count);
end
initial #50 $finish;
endmodule
```

It is giving some error so we didn't understand the error after a lot of effort.

Q2. Write Verilog code for a 4-bit universal shift register along with the test bench. Instead of

writing the entire code into a single file, you have to create modules for the flip-flops and call them

into your main file.

CODE:

```
module D_flipflop (
    input D, clk, reset,
    output reg Q
);
always @(posedge clk or posedge reset) begin
    if (reset)
        Q <= 1'b0;
    else
        Q <= D;
end
endmodule</pre>
```

```
mod 16 counter.v V shift register.v •
Question_2 > V shift_register.v
      `include "D flipflop.v"
      module shift register (
          input wire [3:0] data in,
          input wire shift left,
          input wire shift right,
          input wire clk,
          input wire reset,
          output reg [3:0] data out
      );
      reg [3:0] temp;
 10
      D flipflop DFF0 (
 11
 12
           .D(data in[0]),
          .clk(clk),
 13
          .reset(reset),
 14
           .Q(data out[0])
 15
      );
 16
      D flipflop DFF1 (
 17
           .D(shift left ? data out[0] : data in[1]),
 18
          .clk(clk),
 19
          .reset(reset),
 20
           .Q(data out[1])
 21
 22
      );
      D flipflop DFF2 (
 23
           .D(shift left ? data out[1] : data in[2]),
           .clk(clk),
 25
          .reset(reset),
 26
          .Q(data out[2])
 27
 28
      );
      D flipflop DFF3 (
 29
           .D(shift left ? data out[2] : data in[3]),
           .clk(clk),
 31
           .reset(reset),
 32
```

```
D flipflop DFF3 (
29
30
         .D(shift left ? data out[2] : data in[3]),
31
         .clk(clk),
         .reset(reset),
32
         .Q(data out[3])
33
34
     );
     always @(*) begin
35
36
         if (shift right)
37
             temp = {data in[3], data in[0], data in[1], da
38
         else
             temp = data_out;
39
     end
40
     always @(posedge clk or posedge reset) begin
41
         if (reset)
42
             data out <= 4'b0000;
43
44
         else if (shift right || shift left)
45
             data out <= temp;</pre>
     end
46
     endmodule
47
48
49
```

```
V mod_16_counter.v
                  V shift_register.v
                                       shift_register_tb.v X
Question_2 \gt \lor shift_register_tb.v
       `include "shift register.v"
       module shift register tb;
      reg [3:0] data in;
      reg shift_left;
      reg shift right;
      reg clk;
      reg reset;
      wire [3:0] data out;
      shift_register shift_register inst (
           .data in(data in),
 11
           .shift left(shift left),
 12
           .shift right(shift right),
           .clk(clk),
 13
           .reset(reset),
           .data out(data out)
 15
       );
       always #5 clk = ~clk;
 17
       initial begin
           data in = 4'b0000;
 19
           shift left = 0;
           shift right = 0;
 21
 22
           clk = 0;
 23
           reset = 1;
           #10 reset = 0;
 25
           #20 shift left = 1;
           #30 shift right = 1;
       end
       always @(posedge clk)
 29
       begin
           $display("data out: %b", data out);
       end
      initial #50 $finish;
 32
       endmodule
```