FPGA Developer Assignment

Message Decoder

Exchanges disseminate data in a protocol specific to them. A sample exchange protocol is defined below:

MESSAGE COUNT	MSG LENGTH ₁	MSG ₁	MSG LENGTH ₂	MSG ₂	
		MSG LENGTH _N	MSG _N		

Field	Length (bytes)	Description
Message count	2	Number of message in the payload
Msg Length	2	Length of the following message
Msg	Variable	Message description

The FPGA receives data in this format from the exchange. The objective of this assignment is to design and implement a module that extracts messages from this stream and outputs it in the interface defined.


Input interface

The module to be designed receives the data stream in Avalon streaming interface defined below:

Signal Name Width (bits) Direction Description
--

clk	1	input	Positive edge triggered clock
reset_n	1	input	Active low reset
in_valid	1	input	High when incoming data is valid, low other wise
in_startofpayload	1	input	High for 1 cycle, marks the beginning of incoming payload; should be qualified with in_valid
in_endofpayload	1	input	High for 1 cycle, marks the end of incoming payload; should be qualified with in_valid
in_ready	1	output	Asserted by the module being design to indicate that it is ready to accept data. Read Latency=1
in_data	64	input	Data
in_empty	3	input	Always qualified when in_endofpacket is high. Indicates the number of empty bytes in the last cycle of the incoming payload
in_error	1	input	Used to indicate an error in the incoming data stream


Timing diagram is given below



Output Interface

Signal Name	Width	Direction	Description
	(bits)		
clk	1	input	Positive edge triggered clock
reset_n	1	input	Active low reset
out_data	256	output	Extracted message
out_valid	1	output	High when out_data is valid; low otherwise
out_bytemas	32	output	Used to indicate the number of valid bytes in out_data. For
k			example, if out_data has 10 valid bytes, then
			out_bytesmask is
			32'b0000_0000_0000_0000_00011_1111_1111 and
			so on.

The timing diagram is given below:



Assumptions

- 1. The maximum number of bytes in a single payload will not exceed 1,500 bytes.
- 2. The minimum size of a message is 8 bytes and the maximum size of a message is 32 bytes.
- 3. in_error is always 0.

Questions

- 1. Draw the finite state machine for your design
- 2. Write synthesizable, elegant RTL for your module in Verilog/SystemVerilog or VHDL.
- 3. How would your design if the range of message changed from {8,32} bytes to:
 - a. {1,32} bytes
 - b. {8, 64} bytes

You don't need to write the RTL for question 3, a brief description will suffice.

- 4. What is the critical path in your design?
- 5. What do you think is the F_{max} of your design? An exact number is not required; a ballpark number with an explanation is enough.
- 6. What are the trade-offs of your design approach?

Please write down all the assumptions you make.

All the best!

Sample Input

In_data	In_valid	In_endofpayload	In_startofpayload	In_empty
0008000962626262	1	0	1	X
6262626262000b43	1	0	0	X
43434343434343	1	0	0	X
4343000e72727272	1	0	0	X
72727272727272	1	0	0	X
7272000856565656	1	0	0	X
5656565600118989	1	0	0	X
89898989898989	1	0	0	X
89898989898900	1	0	0	X
0a30303030303030	1	0	0	X
3030300010282828	1	0	0	X
28282828282828	1	0	0	X
2828282828000d54	1	0	0	X
54545454545454	1	0	0	X
5454545400000000	1	1	0	4

Sample Output

Out_data(hex)	Out_ valid	Out_bytemask(binary)
6262626262626262	1	32'b0000_0000_0000_000
		0_0000_0001_1111_1111
43434343434343434343	1	32'b0000_0000_0000_000
		0_0000_0111_1111_1111
72727272727272727272727272	1	32'b0000_0000_0000_000
		0_0011_1111_1111_1111
56565656565656	1	32'b0000_0000_0000_000
		0_0000_0000_1111_1111
89898989898989898989898989898989	1	32'b0000_0000_0000_000
		1_1111_1111_1111_1111
30303030303030303030	1	32'b0000_0000_0000_000
		0_0000_0011_1111_1111

2828282828282828282828282828	1	32'b0000_0000_0000_000 0_1111_1111_1111_111
5454545454545454545454	1	32'b0000_0000_0000_000 0 0001_1111_1111_1111