



**(LAB 16)**

## Task 1

**1.**




**2.**




## (LAB 16)

3.




4.




## (LAB 16)

5.




6.




# (LAB 16)

7.





8.




# (LAB 16)

9.




***(LAB 16)***

## 10. ALU




## REGISTER FILE



## UNIVERSAL SHIFT REGISTER

**(LAB 16)**



## (LAB 16)

### TASK 2

| <u><b><i>BIT WIDTH</i></b></u> | <u><b><i>LOGIC ELEMENT</i></b></u> |
|--------------------------------|------------------------------------|
| <b>3 BITS</b>                  | 14 BIT LOGIC                       |
| <b>4 BITS</b>                  | 18 BIT LOGIC                       |
| <b>5 BITS</b>                  | 22 BIT LOGIC                       |
| <b>6 BITS</b>                  | 26 BIT LOGIC                       |
| <b>8 BITS</b>                  | 34 BIT LOGIC                       |
| <b>9 BITS</b>                  | 38 BIT LOGIC                       |
| <b>10 BITS</b>                 | 42 BIT LOGIC                       |
| <b>11 BITS</b>                 | 46 BIT LOGIC                       |
| <b>12 BITS</b>                 | 50 BIT LOGIC                       |
| <b>16 BITS</b>                 | 66 BIT LOGIC                       |



## **(LAB 16)**

### **CODES FOR 10 DIFFERENT BITS:**

#### **1)8 bits**

```
module lab16(Result,opcode,A,B);
```

```
output[7:0] Result;
```

```
input [7:0] A,B;
```

```
input [1:0] opcode;
```

```
reg [7:0] Result;
```

## **(LAB 16)**

```
always @ (opcode)

    case (opcode)

        2'd0: Result <= A+B;

        2'd1: Result <= A-B;

        2'd2: Result <= A &B;

        2'd3: Result <= A^B;

        default:    Result <= 8'd0;

    endcase

endmodule
```

### **2) 4 bits**

```
module lab16(Result,opcode,A,B);

output[3:0] Result;

input [3:0] A,B;

input [1:0] opcode;

reg [3:0] Result;

always @ (opcode)

    case (opcode)

        2'd0: Result <= A+B;

        2'd1: Result <= A-B;

        2'd2: Result <= A &B;

        2'd3: Result <= A^B;

        default:    Result <= 3'd0;

    endcase

endmodule
```

## **(LAB 16)**

endmodule

### **3) 5 bits**

```
module lab16(Result,opcode,A,B);
```

```
output[4:0] Result;
```

```
input [4:0] A,B;
```

```
input [1:0] opcode;
```

```
reg [4:0] Result;
```

```
always @ (opcode)
```

```
    case (opcode)
```

```
        2'd0: Result <= A+B;
```

```
        2'd1: Result <= A-B;
```

```
        2'd2: Result <= A & B;
```

```
        2'd3: Result <= A^B;
```

```
        default: Result <= 4'd0;
```

```
    endcase
```

```
endmodule
```

### **4) 6 bits**

```
module lab16(Result,opcode,A,B);
```

```
output[5:0] Result;
```

```
input [5:0] A,B;
```

```
input [1:0] opcode;
```

```
reg [5:0] Result;
```

```
always @ (opcode)
```

## **(LAB 16)**

```
case (opcode)

2'd0: Result <= A+B;

2'd1: Result <= A-B;

2'd2: Result <= A &B;

2'd3: Result <= A^B;

default:    Result <= 5'd0;

endcase

endmodule
```

### **5)9 bits**

```
module lab16(Result,opcode,A,B);

output[8:0] Result;

input [8:0] A,B;

input [1:0] opcode;

reg [8:0] Result;
```

```
always @ (opcode)

case (opcode)

2'd0: Result <= A+B;

2'd1: Result <= A-B;

2'd2: Result <= A &B;

2'd3: Result <= A^B;

default:    Result <= 9'd0;

endcase

endmodule
```

### **6)10 bits**

## **(LAB 16)**

```
module lab16(Result,opcode,A,B);  
  
output[9:0] Result;  
  
input [9:0] A,B;  
  
input [1:0] opcode;  
  
reg [9:0] Result;  
  
always @ (opcode)  
  
    case (opcode)  
  
        2'd0: Result <= A+B;  
  
        2'd1: Result <= A-B;  
  
        2'd2: Result <= A &B;  
  
        2'd3: Result <= A^B;  
  
        default: Result <= 10'd0;  
  
    endcase  
  
endmodule
```

### **7) 11 bits**

```
module lab16(Result,opcode,A,B);  
  
output[10:0] Result;  
  
input [10:0] A,B;  
  
input [1:0] opcode;  
  
reg [10:0] Result;  
  
always @ (opcode)  
  
    case (opcode)  
  
        2'd0: Result <= A+B;  
  
        2'd1: Result <= A-B;  
  
        2'd2: Result <= A &B;
```

## **(LAB 16)**

```
2'd3: Result <= A^B;

default:    Result <= 11'd0;

endcase

endmodule
```

### **8) 12 bits**

```
module lab16(Result,opcode,A,B);

output[11:0] Result;

input [11:0] A,B;

input [1:0] opcode;

reg [11:0] Result;
```

```
always @ (opcode)

    case (opcode)

        2'd0: Result <= A+B;

        2'd1: Result <= A-B;

        2'd2: Result <= A & B;

        2'd3: Result <= A^B;

        default:    Result <= 12'd0;

    endcase

endmodule
```

### **9)16 bits**

```
module lab16(Result,opcode,A,B);

output[15:0] Result;

input [15:0] A,B;

input [1:0] opcode;

reg [15:0] Result;
```

## **(LAB 16)**

```
always @ (opcode)

    case (opcode)

        2'd0: Result <= A+B;

        2'd1: Result <= A-B;

        2'd2: Result <= A &B;

        2'd3: Result <= A^B;

        default: Result <= 16'd0;

    endcase

endmodule
```

### **10)3 bits**

```
module lab16(Result,opcode,A,B);

output[2:0] Result;

input [2:0] A,B;

input [1:0] opcode;

reg [2:0] Result;

always @ (opcode)

    case (opcode)

        2'd0: Result <= A+B;

        2'd1: Result <= A-B;

        2'd2: Result <= A &B;

        2'd3: Result <= A^B;

        default: Result <= 3'd0;

    endcase

endmodule
```

**(LAB 16)**