


Task 1





3.







5.







7.









10. ALU



REGISTER FILE





TASK 2

<u>BIT WIDTH</u>	LOGIC ELEMENT
3 BITS	14 BIT LOGIC
4 BITS	18 BIT LOGIC
5 BITS	22 BIT LOGIC
6 BITS	26 BIT LOGIC
8 BITS	34 BIT LOGIC
9 BITS	38 BIT LOGIC
10 BITS	42 BIT LOGIC
11 BITS	46 BIT LOGIC
12 BITS	50 BIT LOGIC
16 BITS	66 BIT LOGIC

CODES FOR 10 DIFFERENT BITS.

1)<u>8 bits</u>

module lab16(Result,opcode,A,B);

output[7:0] Result;

input [7:0] A,B;

input [1:0] opcode;

reg [7:0] Result;

```
always @ (opcode)

case (opcode)

2'd0: Result <= A+B;

2'd1: Result <= A-B;

2'd2: Result <= A &B;

2'd3: Result <= A^B;

default: Result <= 8'd0;
endcase
endmodule
```

2) 4 bits

```
module lab16(Result,opcode,A,B);
output[3:0] Result;
input [3:0] A,B;
input [1:0] opcode;
reg [3:0] Result;

always @ (opcode)
    case (opcode)
    2'd0: Result <= A+B;
    2'd1: Result <= A-B;
    2'd2: Result <= A &B;
    2'd3: Result <= A^B;
    default: Result <= 3'd0;
endcase
```

endmodule

3) 5 bits

```
module lab16(Result,opcode,A,B);
output[4:0] Result;
input [4:0] A,B;
input [1:0] opcode;
reg [4:0] Result;

always @ (opcode)
case (opcode)
2'd0: Result <= A+B;
2'd1: Result <= A-B;
2'd2: Result <= A &B;
2'd3: Result <= A^B;
default: Result <= 4'd0;
endcase
endmodule
```

4) 6 bits

```
module lab16(Result,opcode,A,B);
output[5:0] Result;
input [5:0] A,B;
input [1:0] opcode;
reg [5:0] Result;
always @ (opcode)
```

```
case (opcode)

2'd0: Result <= A+B;

2'd1: Result <= A-B;

2'd2: Result <= A &B;

2'd3: Result <= A^B;

default: Result <= 5'd0;
endcase
endmodule
```

5)9 bits

```
module lab16(Result,opcode,A,B);
output[8:0] Result;
input [8:0] A,B;
input [1:0] opcode;
reg [8:0] Result;

always @ (opcode)
case (opcode)
2'd0: Result <= A+B;
2'd1: Result <= A-B;
2'd2: Result <= A &B;
2'd3: Result <= A^B;
default: Result <= 9'd0;
endcase
endmodule
```

6)10 bits

```
module lab16(Result,opcode,A,B);
output[9:0] Result;
input [9:0] A,B;
input [1:0] opcode;
reg [9:0] Result;
always @ (opcode)
   case (opcode)
   2'd0: Result <= A+B;
   2'd1: Result <= A-B;
   2'd2: Result <= A &B;
   2'd3: Result <= A^B;
   default:
               Result <= 10'd0;
  endcase
endmodule
7) 11 bits
module lab16(Result,opcode,A,B);
output[10:0] Result;
input [10:0] A,B;
input [1:0] opcode;
reg [10:0] Result;
always @ (opcode)
   case (opcode)
   2'd0: Result <= A+B;
   2'd1: Result <= A-B;
   2'd2: Result <= A &B;
```

```
2'd3: Result <= A^B;
   default:
               Result <= 11'd0;
  endcase
endmodule
8) 12 bits
module lab16(Result,opcode,A,B);
output[11:0] Result;
input [11:0] A,B;
input [1:0] opcode;
reg [11:0] Result;
always @ (opcode)
   case (opcode)
   2'd0: Result <= A+B;
   2'd1: Result <= A-B;
   2'd2: Result <= A &B;
   2'd3: Result <= A^B;
               Result <= 12'd0;
   default:
  endcase
endmodule
9)<u>16 bits</u>
module lab16(Result,opcode,A,B);
output[15:0] Result;
input [15:0] A,B;
input [1:0] opcode;
reg [15:0] Result;
```

```
case (opcode)
   2'd0: Result <= A+B;
   2'd1: Result <= A-B;
   2'd2: Result <= A &B;
   2'd3: Result <= A^B;
   default:
               Result <= 16'd0;
  endcase
endmodule
10)3 bits
module lab16(Result,opcode,A,B);
output[2:0] Result;
input [2:0] A,B;
input [1:0] opcode;
reg [2:0] Result;
always @ (opcode)
   case (opcode)
   2'd0: Result <= A+B;
   2'd1: Result <= A-B;
   2'd2: Result <= A &B;
   2'd3: Result <= A^B;
   default:
               Result <= 3'd0;
  endcase
endmodule
```

always @ (opcode)