

1. Waveforms:



```
# clk = 0 , rst_n = 0 , MOSI = 0 , SS_n = 1 , MISO = x
# clk = 1 , rst_n = 0 , MOSI = 0 , SS_n = 1 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS_n = 1 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 0 , SS_n = 1 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 0 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 0 , SS n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
```

```
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
VSIM 18> run
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 1
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 1
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 1
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 1
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 1
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 1
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS n = 0 , MISO = 1
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 1
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 0 , MISO = 0
# clk = 0 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 1 , rst n = 1 , MOSI = 1 , SS n = 0 , MISO = 0
# clk = 0 , rst_n = 1 , MOSI = 1 , SS_n = 1 , MISO = 0
# clk = 1 , rst_n = 1 , MOSI = 1 , SS_n = 1 , MISO = 0
# end
                   : E:/SPI/SPI Wrapper/SPI wrapper TB.v(113)
 ** Note: $stop
     Time: 130 ns Iteration: 1 Instance: /SPI_wrapper_TB
```

2. Questa lint:




- One warning due to line 109 in slave (cnt <= cnt + 1;)
- Info: unloaded input port (tx valid) but testbench working well as expected.
- Info: multiple ports in single line


3. Synthesis using Vivado:

• Gray code:


Elaborated schematic:



Synthesis schematic:



Slave Synthesis schematic:



FSM encoding:


95					
96	State	I	New Encoding	I	Previous Encoding
97					
98	IDLE	l	000	I	000
99	CHK_CMD	l	111	I	001
100	READ_DATA	l	001	I	100
101	READ_ADD		011	I	011
102	WRITE		010	I	010
103					
104	INFO: [Synth 8-3354] enco	ded FSM with state reg	gister 'cs_reg	' using encoding	'gray' in module 'slave'

Timing:


General Information Timer Settings	Setup		Hold		Pulse Width	
Design Timing Summary	Worst Negative Slack (WNS):	5.898 ns	Worst Hold Slack (WHS):	0.139 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Clock Summary (1)	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Check Timing (4)	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Intra-Clock Paths	Total Number of Endpoints:	78	Total Number of Endpoints:	78	Total Number of Endpoints:	32
Inter-Clock Paths Other Path Groups User Ignored Paths Unconstrained Paths	All user specified timing constrai	nts are met.				

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_wrapper	23	29	0.5	5	1
RAM (single_port_sync	2	8	0.5	0	0
■ Slave (slave)	21	21	0	0	0


Critical path:




• One-Hot: Elaborated schematic:



Synthesis schematic:



Slave synthesis schematic:



FSM encoding:

State	New Encoding	Previous Encoding
IDLE	00001	1 000
CHK_CMD	10000	001
READ_DATA	00010	100
READ_ADD	00100	011
WRITE	01000	010

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'slave'

Timing:



Utilization:


Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_wrapper	24	31	0.5	5	1
RAM (single_port_sync	2	8	0.5	0	0
I Slave (slave)	22	23	0	0	0

Critical path:





Sequential:

Elaborated schematic:



Synthesis schematic & slave schematic:





FSM encoding:

95			
96	State	New Encoding	Previous Encoding
97			
98	IDLE	000	000
99	CHK_CMD	100	001
.00	READ_DATA	001	100
.01	READ_ADD	010	011
.02	WRITE	011	010
.03			
.04	INFO: [Synth 8-3354] encoded FSM wit	h state register 'cs_reg' using encod	ling 'sequential' in module '

05 ¦ -----


Timing:



Utilization:


Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_wrapper	22	29	0.5	5	1
RAM (single_port_sync	2	8	0.5	0	0
■ Slave (slave)	20	21	0	0	0

Critical path:



4. Implementation:

• Grey encoding:




Timing:



Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_wrapper	24	29	11	24	13	0.5	5	1
RAM (single_port_sync	3	8	3	3	0	0.5	0	0
■ Slave (slave)	21	21	10	21	12	0	0	0

• One-Hot:

Device:




Timing:

	•				
General Information					
Timer Settings	Setup		Hold		Pulse Width
Design Timing Summary	Worst Negative Slack (WNS):	5.648 ns	Worst Hold Slack (WHS):	0.048 ns	Worst Pulse Width Slack (WPWS):
Clock Summary (1)	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TP\
> To Check Timing (4)	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:
> Intra-Clock Paths	Total Number of Endpoints:	80	Total Number of Endpoints:	80	Total Number of Endpoints:
Inter-Clock Paths	All user specified timing constrain	te are met			
Other Path Groups	All user specified diffing constrain	its are met.			

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_wrapper	25	31	12	25	14	0.5	5	1
■ RAM (single_port_sync	3	8	3	3	0	0.5	0	0
■ Slave (slave)	22	23	10	22	14	0	0	0

Sequential:

Device:




Timing:

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.251 ns	Worst Hold Slack (WHS):	0.069 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	78	Total Number of Endpoints:	78	Total Number of Endpoints:	32

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_wrapper	23	29	10	23	12	0.5	5	1
RAM (single_port_sync	3	8	4	3	0	0.5	0	0
I Slave (slave)	20	21	8	20	12	0	0	0

5. Massages:



[Synth 8-6014] Unused sequential element RAM/tx_valid_reg was removed. [single_port_sync_RAM.v:23]

(1) [Synth 8-3331] design slave has unconnected port tx_valid

(1) [Constraints 18-5210] No constraint will be written out.