

# (86.41) Sistemas digitales

Trabajo práctico N.º 2

Docentes a cargo: Alvarez, Nicolás Alpago, Octavio

Integrante Padrón Correo electrónico Lützelschwab, Nahila — 100686 — nlützelschwab@fi.uba.ar

### 1. Introducción

El presente trabajo práctico tiene como objetivo implementar el algoritmo CORDIC en modo rotación y vectorización aplicando el lenguaje de descripción de hardware VHDL en dos arquitecturas; enrollada y desenrollada.

### 2. Desarrollo

Se implementó el algoritmo CORDIC en modo rotación y vectorización para la rotación de vectores en el plano xy. Se emplea para realizar eficientemente operaciones trigonométricas, como rotaciones y cálculos de magnitudes de vectores. Este enfoque se basa en iteraciones y operaciones de desplazamiento bit a bit.

En el modo de rotación, se rota un vector en un ángulo especificado. El proceso inicia con la inicialización del acumulador angular con el ángulo de rotación deseado. En cada iteración, la decisión de rotación se lleva a cabo de tal manera de disminuir el ángulo residual en el acumulador angular utilizando su signo.

En cambio, el modo vectorización se rota un vector hacia el eje de coordenadas x, guardando los ángulos requeridos para lograrlo. Se busca minimizar la componente y del vector residual, la dirección de rotación se decide por el signo de la componente y residual.

$$x_{i+1} = x_i - y_i \cdot d_i \cdot 2^{-i}$$
  

$$y_{i+1} = y_i + x_i \cdot d_i \cdot 2^{-i}$$
  

$$z_{i+1} = z_i - d_i \cdot tg^{-1}(2^{-i})$$

Figura 1

Donde para el modo rotación  $d_i = -1$  si  $z_i < 0$ , en otro caso +1. Dando como resultado las siguientes ecuaciones para el modo rotación:

$$x_n = A_n(x_0.\cos(z_0) - y_0.\sin(z_0))$$
  

$$y_n = A_n(y_0.\cos(z_0) + x_0.\sin(z_0))$$
  

$$z_n = 0$$

Figura 2

En cambio, para el modo vectorización,  $d_i = +1$  si  $y_i < 0$ , en otro caso -1. Dando como resultado las siguientes ecuaciones para el modo vectorización:

$$x_n = A_n(x_0.\cos(z_0) - y_0.\sin(z_0))$$
  

$$y_n = A_n(y_0.\cos(z_0) + x_0.\sin(z_0))$$
  

$$z_n = 0$$

Figura 3

A continuación se muestran los diagramas de las arquitecturas enrollada y desenrollada con pipelining que se a implementaron en este trabajo:




Figura 4: Arquitectura enrollada




Figura 5: Arquitectura desenrollada con pipelining

El bloque pre-cordic es una lógica combinacional que se encarga de negar las coordenadas x e y originales para poder rotar aquellos casos en los que el ángulo de rotación de entrada sea mayor a  $90^{\circ}$  o menor a  $-90^{\circ}$ .




Figura 6

### 2.1. Implementación en VHDL

La implementación en VHDL es la siguiente:

### 2.2. Suma/resta

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - addition/subtracion
 2
     -- Declaration of common library and use
 3
     library IEEE;
 4
     use IEEE.std_logic_1164.all;
 5
     use IEEE.numeric_std.all;
     entity add_subtract is
         generic(N : natural := 17);
10
             add1_sub0 : in std_logic;
11
12
                   : in std_logic_vector(N-1 downto 0);
13
                   : in std_logic_vector(N-1 downto 0);
14
                         : out std_logic_vector(N-1 downto 0)
15
         );
16
     end add_subtract;
17
18
19
     architecture behavioral of add_subtract is
20
21
     begin
         z <= std_logic_vector(signed(x) + signed(y)) when add1_sub0 = '1' else
22
              std_logic_vector(signed(x) - signed(y));
23
24
     end behavioral;
25
```

#### 2.3. ROM - LUT

```
1
     -- Nahila Lutzelschwab - TP3 - padron: 100686 - beta-LUT
2
     -- Declaration of common library and use
 3
     library IEEE;
 4
     use IEEE.std_logic_1164.all;
 5
     use IEEE.numeric_std.all;
 6
     use IEEE.math_real.all;
     entity beta_lut is
9
         generic (
10
             DATA_W : natural := 16;
11
                 ADD_W : natural := 17
12
         );
13
         port (
14
             address : in std_logic_vector(ADD_W-1 downto 0);
15
             data_out : out std_logic_vector(DATA_W-1 downto 0)
16
17
         );
     end entity beta_lut;
18
19
     architecture behavioral of beta_lut is
20
21
22
         type lut_type is array (natural range <>) of std_logic_vector(DATA_W-1 downto 0);
23
         function arctan_function(constant i : natural) return std_logic_vector is
24
         begin
25
             return std_logic_vector(to_unsigned(integer(round( (arctan(real(2)**real(-1*i)) / arctan(real(1)))) * real(2**(DA
26
          end;
27
28
         signal lut : lut_type(0 to 2**DIREC-1);
29
30
     begin
31
32
         lut_table : for i in 0 to DATA_W-1 generate
33
             lut(i) <= arctan_function(i);</pre>
34
         end generate lut_table;
35
36
         -- In case the index adress exceeds the limit of the LUT the output is NULL
37
         data_out <= (others => '0') when unsigned(address) > to_unsigned(DATA_W-1,ADD_W) else
38
```

```
lut(to_integer(unsigned(address)));
end behavioral;
```

### 2.4. Registros

39 40

1

3

5

6

8

10

11

12

15

16

17

18 19

20

21 22

23

25

26 27

28

29

30

31 32

33

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - Register for pipeline
-- Declaration of common library and use
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity registers is
    generic(
        N : natural := 17
   );
   port (
        clk
               : in std_logic;
              : in std_logic;
        input : in std_logic_vector(N-1 downto 0);
        output : out std_logic_vector(N-1 downto 0)
   );
end registers;
architecture behavioral of registers is
    signal reg : std_logic_vector(N-1 downto 0);
begin
    process (clk, rst)
    begin
        if rst = '1' then
            reg <= (others => '0');
        elsif clk = '1' and clk'event then
           reg <= input;</pre>
        end if;
    end process;
    output <= reg;
end behavioral;
```

### 2.5. Pre-cordic

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - pre-cordic
1
     -- Declaration of common library and use
3
     library IEEE;
     use IEEE.std_logic_1164.all;
5
     use IEEE.numeric_std.all;
6
     entity pre_cordic is
8
         generic(
9
             N : natural := 17
10
         );
11
         port(
12
             rot0_vec1 : in std_logic;
13
                        : in std_logic_vector(N-1 downto 0);
             x_i
             y_i
                        : in std_logic_vector(N-1 downto 0);
                        : in std_logic_vector(N-1 downto 0);
17
             z_i
18
                        : out std_logic_vector(N-1 downto 0);
             x_o
19
                        : out std_logic_vector(N-1 downto 0);
20
             у_о
                        : out std_logic_vector(N-1 downto 0)
21
             Z_0
         );
22
23
    end pre_cordic;
```

```
architecture behavioral of pre_cordic is
    signal x_aux : std_logic_vector(N-1 downto 0);
              y_aux : std_logic_vector(N-1 downto 0);
    signal
              z_aux : std_logic_vector(N-1 downto 0);
    signal MSB_inverted : std_logic;
    signal z_MSB_inverted : std_logic_vector(N-1 downto 0);
begin
    x_aux <= x_i;
    y_aux <= y_i;</pre>
    z_aux <= z_i;
    process (rot0_vec1, x_aux, y_aux, z_aux)
    begin
        if rot0_vec1 = '0' then
             if z_{aux}(N-2) = '1' then
                 x_o <= std_logic_vector(signed(not x_aux) + 1);</pre>
                 y_o <= std_logic_vector(signed(not y_aux) + 1);</pre>
                 MSB_inverted <= not z_aux(N-1);</pre>
                 z_MSB_inverted <= MSB_inverted & z_aux(N-2 downto 0);</pre>
                 z_o <= z_MSB_inverted;</pre>
             else
                 x_o <= x_aux;</pre>
                 y_o <= y_aux;</pre>
                 z_o <= z_aux;</pre>
             end if;
        else
             if x_{aux}(N-1) = '1' then
                 x_o <= std_logic_vector(signed(not x_aux) + 1);</pre>
                 y_o <= std_logic_vector(signed(not y_aux) + 1);</pre>
                 MSB_inverted <= not z_aux(N-1);</pre>
                 z_MSB_inverted <= MSB_inverted & z_aux(N-2 downto 0);</pre>
                 z_o <= z_MSB_inverted;</pre>
             else
                 x_o <= x_aux;</pre>
                 y_o <= y_aux;</pre>
                 z_o <= z_aux;</pre>
             end if:
        end if;
    end process;
end behavioral;
```

#### 2.6. Entidad cordic

25 26

27

30

31 32 33

34 35 36

37

38

40

41

42

43

44

45

46

47

48

51

52

53

54

55

56

57

58

59

61 62

63

64

65

66

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic-entity (same for rolled and unrolled)
    -- Declaration of common library and use
3
    library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.numeric_std.all;
    use IEEE.math_real.all;
7
8
    entity cordic_entity is
9
        generic(
10
           N : natural := 17;
11
            -- fp amount : natural := natural(ceil(log2(real(N-1))));
12
13
           fp_amount : natural := 4
        );
        port(
           iter_num : in unsigned(fp_amount-1 downto 0);
17
           rot0_vec1: in std_logic;
               18
19
```

```
-- Inputs
        x_i : in std_logic_vector(N-1 downto 0);
        y_i : in std_logic_vector(N-1 downto 0);
        z_i : in std_logic_vector(N-1 downto 0);
       -- Outputs
       -- x_i+1, y_i+1, z_i+1
        x_ip1 : out std_logic_vector(N-1 downto 0);
        y_ip1 : out std_logic_vector(N-1 downto 0);
        z_ip1 : out std_logic_vector(N-1 downto 0)
    );
end cordic_entity;
architecture behavioral of cordic_entity is
     signal beta_i: std_logic_vector(N-1 downto 0);
     signal x_aux : std_logic_vector(N-1 downto 0);
     signal y_aux: std_logic_vector(N-1 downto 0);
     signal z_aux : std_logic_vector(N-1 downto 0);
    -- Shifted input
    signal x_shifted : std_logic_vector(N-1 downto 0);
    signal y_shifted : std_logic_vector(N-1 downto 0);
    -- Outputs
    signal x_o: std_logic_vector(N-1 downto 0);
    signal y_o : std_logic_vector(N-1 downto 0);
    signal z_o : std_logic_vector(N-1 downto 0);
    -- Selection line
    signal di: std_logic;
    signal not_di: std_logic;
begin
    x_aux <= x_i;</pre>
    y_aux <= y_i;</pre>
    z_aux <= z_i;
    x_shifted <= std_logic_vector(shift_right(signed(x_aux), to_integer(iter_num)));</pre>
    y_shifted <= std_logic_vector(shift_right(signed(y_aux), to_integer(iter_num)));</pre>
    di \le z_i(N-1) when rot0_vec1 = '0' else not(y_i(N-1));
    not_di <= not(di);</pre>
    adder_subtractor_x: entity work.add_subtract(behavioral)
    generic map(N => N)
    port map(
            add1_sub0 => di,
        x => x_aux,
        y => y_shifted,
        z => x_o
    );
    adder_subtractor_y: entity work.add_subtract(behavioral)
    generic map(N => N)
    port map(
            add1_sub0 => not_di,
        x => y_aux,
        y => x_shifted,
        z \Rightarrow y_o
    );
    beta_i <= "00" & atan_2mi;</pre>
    adder_subtractor_z: entity work.add_subtract(behavioral)
    generic map(N => N)
    port map(
```

25

26

27

28

29

30 31

32

33 34 35

36

37

38 39

40

41

42 43

46

47

48

49

50

51 52 53

54

55

56 57

58

59

60 61

62 63

64

66

67 68

69

70

71

72

73 74

75

76

77

78 79

80

81

82 83

84 85

86

```
add1 sub0 => di,
        x => z_aux
        y => beta_i,
        z => z_o
    x_ip1 <= x_o;
    y_ip1 <= y_o;</pre>
    z_ip1 <= z_o;
end behavioral;
```

#### 2.7. Cordic enrollado

89 90

91

92 93 94

95

96

97 98

99

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic-rolled
2
     -- Declaration of common library and use
3
     library IEEE;
4
     use IEEE.std_logic_1164.all;
5
6
     use IEEE.numeric_std.all;
     use IEEE.math_real.all;
9
     entity cordic_rolled is
10
         generic(
             N : natural := 17
11
12
         port(
13
            rst: in std_logic;
14
         clk: in std_logic;
15
         req: in std_logic;
16
         ack: out std_logic;
17
         rot0_vec1: in std_logic;
19
20
         x_0 : in std_logic_vector(N-1 downto 0);
21
         y_0 : in std_logic_vector(N-1 downto 0);
22
         z_0 : in std_logic_vector(N-1 downto 0);
23
         x_ip1_o : out std_logic_vector(N-1 downto 0);
24
         y_ip1_o : out std_logic_vector(N-1 downto 0);
25
         z_ip1_o : out std_logic_vector(N-1 downto 0)
26
         );
27
     end cordic_rolled;
28
29
30
     architecture behavioral of cordic_rolled is
31
         constant counter_amount : natural := natural(ceil(log2(real(N))));
32
33
         signal counter : unsigned(counter_amount-1 downto 0);
34
35
         signal x_i : std_logic_vector(N-1 downto 0);
36
         signal y_i : std_logic_vector(N-1 downto 0);
37
         signal z_i : std_logic_vector(N-1 downto 0);
38
40
         signal x_ip1 : std_logic_vector(N-1 downto 0);
41
         signal y_ip1 : std_logic_vector(N-1 downto 0);
         signal z_ip1 : std_logic_vector(N-1 downto 0);
42
43
         signal beta_i : std_logic_vector(N-3 downto 0);
44
45
         signal ack_aux : std_logic;
46
47
     begin
48
         LUT: entity work.beta_lut(behavioral)
             generic map(
                 DATA_W => N-2,
                 ADD_W => counter_amount
52
53
             port map(
```

```
address => std_logic_vector(counter),
            data_out => beta_i
        );
    CORDIC_ENTITY: entity work.cordic_entity(behavioral)
    generic map(
        N => N,
        fp_amount => counter_amount
    port map(
        iter_num => counter,
        rot0_vec1 => rot0_vec1,
            atan_2mi => beta_i,
        x_i => x_i,
        y_i => y_i,
        z_i \Rightarrow z_i
        x_ip1 => x_ip1,
        y_ip1 => y_ip1,
        z_{ip1} \Rightarrow z_{ip1}
    );
    process(clk,rst)
    begin
        if rst = '1' then
            counter <= (others => '0');
        elsif clk'event and clk = '1' then
            if req = '1' then
                counter <= (others => '0');
            elsif counter /= (N-1) then
                counter <= counter + 1;</pre>
            end if;
        end if;
    end process;
    ack_aux <= '1' when counter = (N-1) else '0';</pre>
    ack <= ack_aux;
    process(clk,rst)
    begin
        if rst = '1' then
            x_i <= (others => '0');
            y_i <= (others => '0');
            z_i <= (others => '0');
        elsif clk'event and clk = '1' then
            if req = '1' then
                x_i <= x_0;
                y_i <= y_0;
                z_i <= z_0;
                x_i <= x_ip1;
                y_i <= y_ip1;</pre>
                z_i <= z_ip1;
            end if;
        end if;
    end process;
    x_{ip1_o} \le x_{ip1} when ack_aux = '1' else (others => '0');
    y_{ip1_o} \ll y_{ip1} when ack_aux = '1' else (others => '0');
    z_{ip1_o} \le z_{ip1} when ack_aux = '1' else (others => '0');
end behavioral;
```

56

57

59

60 61

62

63 64

65

66

67

68

70

71

72 73

74

75

76 77

78

80

81

82

83

84

85

86

87

88

89

91

92 93 94

95

96

97

98

99

100

101

102

103

104

105

106 107

108

109

110 111

112

113

114

115

116

### 2.8. Cordic desenrollado con pipelining

2

3

4

9

10

11

12

13

14

15

16 17

19 20

21

22 23

24

25

26

28 29 30

31

32 33

34 35

36 37

38

40 41

42

43 44

45

46 47 48

49

51

52

53

54 55

56

57

58

59

61 62

63

64

65

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic-unrolled
-- Declaration of common library and use
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use IEEE.math_real.all;
entity cordic_unrolled is
    generic(
       N : natural := 17
    );
    port(
            rst: in std_logic;
       clk: in std_logic;
        req: in std_logic;
        ack: out std_logic;
        rot0_vec1: in std_logic;
        x_i : in std_logic_vector(N-1 downto 0);
        y_i : in std_logic_vector(N-1 downto 0);
        z_i : in std_logic_vector(N-1 downto 0);
        x_ip1_o : out std_logic_vector(N-1 downto 0);
        y_ip1_o : out std_logic_vector(N-1 downto 0);
        z_ip1_o : out std_logic_vector(N-1 downto 0)
    );
end cordic_unrolled;
architecture behavioral of cordic_unrolled is
    type matrix_type is array (natural range <>) of std_logic_vector(N-1 downto 0);
    constant counter_amount : natural := natural(ceil(log2(real(N))));
    signal count : unsigned(counter_amount-1 downto 0) := (others => '0');
    signal x_vect : matrix_type(N downto 0);
    signal y_vect : matrix_type(N downto 0);
    signal z_vect : matrix_type(N downto 0);
    signal x_reg : matrix_type(N-1 downto 0);
    signal y_reg : matrix_type(N-1 downto 0);
    signal z_reg : matrix_type(N-1 downto 0);
    signal ack_aux : std_logic;
    signal beta_i : std_logic_vector(N-1 downto 0);
begin
    ROM: entity work.beta_lut(behavioral)
        generic map(
           DATA_W \Rightarrow N-2,
            ADD_W => counter_amount
        port map(
            address => std_logic_vector(count),
            data_out => beta_i
        );
    CORDIC_UNROLLED: for i in 0 to N-1 generate
        CORDIC_ENTITY: entity work.cordic_entity(behavioral)
        generic map(
            N => N,
            fp_amount => counter_amount
```

```
port map(
        iter_num => count,
        rot0_vec1 => rot0_vec1,
        atan_2mi => beta_i,
        x_i \Rightarrow x_vect(i),
        y_i => y_vect(i),
        z_i \Rightarrow z_vect(i),
        x_ip1 => x_reg(i),
        y_ip1 => y_reg(i),
        z_{ip1} \Rightarrow z_{reg(i)}
    );
end generate CORDIC_UNROLLED;
REGISTER_X: for i in 0 to N-1 generate
    REG_X: entity work.registers(behavioral)
    generic map(
        N => N
    port map(
        clk
                => clk,
        rst
               => rst,
    input => x_reg(i),
    output => x_vect(i+1)
end generate REGISTER_X;
REGISTER_Y: for i in 0 to N-1 generate
    REG_Y: entity work.registers(behavioral)
    generic map(
        N => N
    )
    port map(
        clk
                => clk,
        rst
               => rst,
    input => y_reg(i),
    output => y_vect(i+1)
    );
end generate REGISTER_Y;
REGISTER_Z: for i in 0 to N-1 generate
    REG_Z: entity work.registers(behavioral)
    generic map(
        N => N
    port map(
                => clk,
        clk
              => rst,
        rst
    input => z_reg(i),
    output => z_vect(i+1)
    );
end generate REGISTER_Z;
x_vect(0) <= x_i;</pre>
y_vect(0) <= y_i;</pre>
z_vect(0) <= z_i;</pre>
x_{ip1_o} \le x_{reg(N-1)};
y_ip1_o <= y_reg(N-1);</pre>
z_ip1_o <= z_reg(N-1);</pre>
process(clk,rst)
begin
    if rst = '1' then
        count <= (others => '0');
    elsif clk'event and clk = '1' then
        if req = '1' then
             count <= (others => '0');
```

69

70

72 73

74

75 76

77

78

79

80 81 82

83

84

85

86

87 88

89

90 91

92

93

94

95 96

97

98

99

100

101

102

104

105

106

107

108 109

110

111

 $\frac{112}{113}$ 

 $114\\115$ 

116

117

118

119

120

121 122

123

125

126

127

128 129

130

131

132

133

134

135

### 2.9. Cordic - enrollado/desenrollado

137

138

139

140 141

142

143

144 145

```
-- Nahila Lutzelschwab - TP2 - padron: 100686 - cordic
3
     -- Declaration of common library and use
     library IEEE;
 4
     use IEEE.std_logic_1164.all;
     use IEEE.numeric_std.all;
     use IEEE.math_real.all;
     entity cordic is
9
         generic(
10
             N : natural := 18
11
         );
12
         port(
13
                              : in std_logic;
             rst
14
                              : in std_logic;
15
16
             req
                              : in std_logic;
17
             ack
                              : out std_logic;
18
             rot0_vec1
                           : in std_logic;
19
                              : in std_logic_vector(N-1 downto 0);
20
             x_i
                              : in std_logic_vector(N-1 downto 0);
21
             y_i
                              : in std_logic_vector(N-1 downto 0);
             z_i
22
23
                              : out std_logic_vector(N-1 downto 0);
             x_o
24
                              : out std_logic_vector(N-1 downto 0);
25
             V O
                              : out std_logic_vector(N-1 downto 0)
             z_0
         );
28
29
     end cordic;
30
31
     architecture behavioral_rolled of cordic is
32
33
         -- Pre-CORDIC inputs
34
         signal x_i_precordic : std_logic_vector(N-1 downto 0);
35
         signal y_i_precordic : std_logic_vector(N-1 downto 0);
36
         signal z_i_precordic : std_logic_vector(N-1 downto 0);
37
         -- Pre-CORDIC outputs
39
         signal x_o_precordic : std_logic_vector(N-1 downto 0);
40
         signal y_o_precordic : std_logic_vector(N-1 downto 0);
41
         signal z_o_precordic : std_logic_vector(N-1 downto 0);
42
43
         -- Unrolloed CORDIC inputs and outputs
44
         signal x_i_cordic : std_logic_vector(N-1 downto 0);
45
         signal y_i_cordic : std_logic_vector(N-1 downto 0);
46
         signal z_i_cordic : std_logic_vector(N-1 downto 0);
         signal ack_aux : std_logic;
50
51
```

```
begin
52
53
          x_i_precordic <= x_i;</pre>
54
          y_i_precordic <= y_i;</pre>
55
          z_i_precordic <= z_i;</pre>
56
57
          ack <= ack_aux;
58
59
          PRE_CORDIC: entity work.pre_cordic(behavioral)
60
          generic map(N => N)
61
          port map(
62
              rot0_vec1 => rot0_vec1,
63
64
              x_i => x_i_precordic,
65
              y_i => y_i_precordic,
67
              z_i => z_i_precordic,
68
              x_o => x_o_precordic,
69
              y_o => y_o_precordic,
70
              z_o => z_o_precordic
71
          );
72
73
          CORDIC_ROLLED: entity work.cordic_rolled(behavioral)
 74
 75
          generic map(N => N)
          port map(
              rst
                          => rst,
 78
              clk
                          => clk,
                         => req,
79
              req
                          => ack_aux,
 80
               ack
              rot0_vec1 => rot0_vec1,
81
82
              x_0 => x_o_precordic,
83
              y_0 => y_o_precordic,
84
              z_0 => z_o_precordic,
85
86
              x_ip1_o \Rightarrow x_o,
              y_ip1_o \Rightarrow y_o,
 88
89
              z_{ip1_o} \Rightarrow z_o
90
          );
91
      end behavioral_rolled;
92
93
94
      architecture behavioral_unrolled of cordic is
95
96
          -- Entradas y salidas de Pre - Cordic
97
          signal x_i_precordic : std_logic_vector(N-1 downto 0);
98
          signal y_i_precordic : std_logic_vector(N-1 downto 0);
99
          signal z_i_precordic : std_logic_vector(N-1 downto 0);
100
101
          signal x_o_precordic : std_logic_vector(N-1 downto 0);
102
          signal y_o_precordic : std_logic_vector(N-1 downto 0);
103
          signal z_o_precordic : std_logic_vector(N-1 downto 0);
104
105
          -- Entradas y salidas de Cordic_iterativo
106
          signal x_i_cordic : std_logic_vector(N-1 downto 0);
107
          signal y_i_cordic : std_logic_vector(N-1 downto 0);
109
          signal z_i_cordic : std_logic_vector(N-1 downto 0);
110
          signal ack_aux : std_logic;
111
112
113
114
      begin
115
116
          x_i_precordic <= x_i;</pre>
117
          y_i_precordic <= y_i;</pre>
118
119
          z_i_precordic <= z_i;</pre>
          ack <= ack_aux;
120
```

```
PRE_CORDIC: entity work.pre_cordic(behavioral)
    generic map(N => N)
    port map(
        rot0_vec1 => rot0_vec1,
                  => x_i_precordic,
                  => y_i_precordic,
        y_i
                  => z_i_precordic,
        z_i
        x_o
                  => x_o_precordic,
        у_о
                  => y_o_precordic,
        z o
                  => z_o_precordic
    {\tt CORDIC\_UNROLLED:\ entity\ work.cordic\_unrolled(behavioral)}
    generic map(
        N => N
    port map(
            rst => rst,
        clk => clk,
        req => req,
        ack => ack_aux,
        rot0_vec1 => rot0_vec1,
        x_i => x_o_precordic,
        y_i => y_o_precordic,
        z_i => z_o_precordic,
        x_ip1_o => x_o,
        y_ip1_o \Rightarrow y_o,
        z_ip1_o => z_o
end behavioral_unrolled;
```

#### 2.10. Cordic - testbench

121 122

123

124

125 126

127

128

129

130 131 132

133

134

 $\frac{135}{136}$ 

137 138

139 140

141

142

 $143\\144$ 

145

146

147

148

149

150 151

152

153

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic testbench (rolled and unrolled)
1
2
     -- Declaration of common library and use
3
     library IEEE;
     use IEEE.std_logic_1164.all;
5
     use IEEE.numeric_std.all;
     use IEEE.math_real.all;
     use std.textio.all;
     entity cordic_tb is
10
     end entity cordic_tb;
11
12
     architecture cordic_tb_arch of cordic_tb is
13
14
         constant WORD_SIZE : natural := 17;
15
         constant FILE_PATH : string := "datos.txt";
16
17
         signal rst : std_logic := '1'; -- reset
18
         signal clk : std_logic := '0'; -- clock
19
         signal req : std_logic := '0'; --request
20
21
         signal ack : std_logic;
                                          --acknowledge
         signal rot0_vec1 : std_logic := '0'; -- indicator for rotation or vectorization
         signal x_file : std_logic_vector(WORD_SIZE-1 downto 0):= (others => '0');
         signal y_file : std_logic_vector(WORD_SIZE-1 downto 0):= (others => '0');
25
         signal z_file : std_logic_vector(WORD_SIZE-1 downto 0):= (others => '0');
26
27
         signal x_out : std_logic_vector(WORD_SIZE-1 downto 0);
```

```
signal y_out : std_logic_vector(WORD_SIZE-1 downto 0);
    signal z_out : std_logic_vector(WORD_SIZE-1 downto 0);
    signal cycles
                   : integer := 0;
    file data: text open read_mode is FILE_PATH;
begin
    clk <= not clk after 10 us;
    -- rst <= '0', '1' after 1 ns, '0' after 20 ns;
   rst <= '0' after 2 us;
   Test_Sequence: process
        variable 1 : line;
        variable ch : character := ' ';
        variable aux : integer;
        -- variable z_file: integer;
        -- variable ANG_RAD: real;
    begin
        while not(endfile(data)) loop
            wait until rising_edge(clk);
            cycles <= cycles + 1;</pre>
            -- A line is read from the test values file
            readline(data, 1);
            -- An integer is extracted from the line
            read(1, aux);
            -- The value of the X coordinate is loaded
            x_file <= std_logic_vector(to_signed(aux, WORD_SIZE));</pre>
            -- The space character is read
            read(1, ch);
            -- Another integer is read from the line
            read(1, aux);
            -- The value of the Y coordinate is loaded
            y_file <= std_logic_vector(to_signed(aux, WORD_SIZE));</pre>
            -- Another space character is read
            read(1, ch);
            -- Another integer is read
            read(1, aux);
            -- The value of the angle to rotate is loaded (in degrees)
            --z_file_:= aux;
            -- Operating with the angle to rotate
            -- ANG_RAD := (real(z_file)*MATH_PI)/real(180); -- radians
            -- The corresponding value of the angle to rotate is loaded
            z_file <= std_logic_vector(to_signed(aux,WORD_SIZE));</pre>
            -- reg <= '1';
            -- wait until rising_edge(clk);
            -- req <= '0';
            -- wait until ack = '1';
            -- wait until rising_edge(clk);
        end loop;
        file_close(data); -- The file is closed
        -- The simulation is aborted (end of file)
        assert false report
             "Fin de la simulacion" severity failure;
    end process Test_Sequence;
    -- DUT: entity work.cordic(behavioral_rolled)
```

31

32 33 34

35 36

37 38

39

40

41 42

44

45

46

47

48

49 50

51 52

55

56

57

58

59

60

61

62 63

65 66

67

68

69

70

71

72 73

75 76

77 78

79

80 81

82

83

84

86 87

88

89 90

91

92 93

94

```
DUT: entity work.cordic(behavioral_unrolled)
    generic map(
       N => WORD_SIZE
   port map(
       rst => rst,
       clk => clk,
       req => req,
            ack => ack,
       rot0_vec1 => rot0_vec1,
       x_i => x_file,
       y_i => y_file,
       z_i => z_file,
       x_o => x_out,
       y_o => y_out,
       z_o => z_out
   );
end architecture cordic_tb_arch;
```

## 3. Simulación

98

99 100

101 102

103

104

105

106

107 108

109

110

111 112

113

114

 $\frac{115}{116}$ 

117 118

119 120 121

A continuación se muestran los resultados de simulación donde se utilizaron como valores de prueba  $x_{in}=0.25,\,y_{in}=0.4088592529$  y  $z_{in}(grados)=35.$ 

x_in	0,25	8192
y_in	0,681	22315,008
z_in	35	25486

x_out	-10028,722
y_out	37838,978
z_out	-0,002
z_out(rad)	-0,114591559

Figura 7

x_in	0,25	8192
y_in	0,681	22315,008
z_in	35	25486

x_out	39145,415
y_out	-1,325
z_out	-54723,102
z_out(rad)	-955,0983068

Figura 8

### 3.1. Arquitectura enrollada

#### 3.1.1. Modo rotación



Figura 9

### 3.1.2. Modo vectorización



Figura 10

### 3.2. Arquitectura desenrollada

### 3.2.1. Modo rotación




Figura 11

#### 3.2.2. Modo vectorización




Figura 12

### 3.3. Sintesis

Se realizó la síntesis sobre el dispositivo xc7a15tftg256-1 mediante el software Vivado.

### 3.4. Arquitectura enrollada




Figura 13

Resource	Utilization	Available	Utilization %
LUT	251	10400	2.41
FF	52	20800	0.25
Ю	101	170	59.41

Figura 14

Setup		Hold		Pulse Width	
	Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS): NA
	Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS): NA
	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: NA
	Total Number of Endpoints:	157	Total Number of Endpoints:	157	Total Number of Endpoints: NA

Figura 15

## 3.5. Arquitectura desenrollada




Figura 16




Figura 17

Resource	Utilization	Available	Utilization %
LUT	1660	10400	15.96
FF	730	20800	3.51
Ю	101	170	59.41

Figura 18

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints:	1519	Total Number of Endpoints:	1519	Total Number of Endpoints:	NA

Figura 19

# 4. Conclusión

Se puede concluir que el presente trabajo práctico permitió desarrollar el algoritmo CORDIC de manera correcta, dando los resultados de las simulaciones coincidente con los resultados dados por los calculos realizados en Excel.