



## (86.41) SISTEMAS DIGITALES

### Trabajo práctico N.º 2

Docentes a cargo:

Alvarez, Nicolás

Alpago, Octavio

Integrante		Padrón		Correo electrónico
Lützelschwab, Nahila	—	100686	—	nlützelschwab@fi.uba.ar

# 1. Introducción

El presente trabajo práctico tiene como objetivo simular, sintetizar e implementar en FPGA algunas funciones de una unidad aritmética de punto flotante aplicando el lenguaje de descripción de hardware VHDL.

## 2. Desarrollo

Se implementaron las funciones de multiplicación y de suma/resta teniendo en cuenta las siguientes especificaciones:

- El método de redondeo utilizado es truncamiento.
- El tamaño de los campos significando y exponente serán genéricos (NF y NE respectivamente).
- No se consideraron números denormales como así tampoco casos especiales (NaN,  $\pm \infty$ ).
- Al no considerar denormales, el caso de todos los campos '0' mientras que el bit de signo sea '0' o '1' se consideraron como el número cero.
- Al no considerar NaN y  $\pm \infty$ , si el resultado excede el rango de operación entonces se aplicó saturación, es decir se devuelve a la salida el máximo (o mínimo) representable.

### 2.1. Multiplicador

Se implementó el siguiente circuito:

La implementación en VHDL es la siguiente:

```
1  -- Nahila Lutzelschwab - TP2 - padron: 100686 - multiplication
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5  use IEEE.numeric_std.all;
6
7  entity mul_fp is
8      generic(
9          N : natural := 30;
10         NE : natural := 8
11     );
12     port (
13         rst : in std_logic;
14         clk : in std_logic;
15         X   : in std_logic_vector(N-1 downto 0);
16         Y   : in std_logic_vector(N-1 downto 0);
17         Z   : out std_logic_vector(N-1 downto 0)
18     );
19 end mul_fp;
20
21 architecture behavioral of mul_fp is
22
23     -- Declaration of constants to use
24     constant NF      : natural := N-NE-1;
25     constant EXC     : natural := 2**(NE-1)-1;
26     constant EXCESS  : unsigned(NE+1 downto 0) := to_unsigned(EXC, NE+2);
27
28     -- Minimum and maximum exponent
29     constant E_MIN   : unsigned(NE-1 downto 0) := to_unsigned(0, NE);
30     constant E_MAX   : unsigned(NE-1 downto 0) := to_unsigned(2**(NE)-2, NE);
31     -- Constants for NULL operand
32     constant E_NULL  : unsigned(NE+1 downto 0) := to_unsigned(0, NE+2);
33     constant F_NULL  : unsigned(NF-1 downto 0) := to_unsigned(0, NF);
34     constant Z_NULL  : unsigned(N-2 downto 0)  := to_unsigned(0, N-1);
35
```

```

36  -- Declaration of signals to use
37
38  -- Flag for NULL operand
39  signal NULL_flag : std_logic := '0';
40
41  -- Signs
42  signal Sx : std_logic;
43  signal Sy : std_logic;
44  signal Sz : std_logic;
45
46  -- Exponent
47  signal Ex : unsigned(NE-1 downto 0) := (others => '0');
48  signal Ey : unsigned(NE-1 downto 0) := (others => '0');
49  -- Exponent extensions, to make the multiplication NE+1 bits are needed -> Ex, Ey NE+2 bits
50  signal Ex_ext : unsigned(NE+1 downto 0) := (others => '0');
51  signal Ey_ext : unsigned(NE+1 downto 0) := (others => '0');
52  signal Ez : unsigned(NE-1 downto 0) := (others => '0');
53  signal Ez_p : unsigned(NE+1 downto 0) := (others => '0');
54  signal Ez_pp : unsigned(NE+1 downto 0) := (others => '0');
55  signal Ez_ppp : unsigned(NE+1 downto 0) := (others => '0');
56
57
58  -- Mantissas
59  signal Fx : unsigned(NF-1 downto 0) := (others => '0');
60  signal Fy : unsigned(NF-1 downto 0) := (others => '0');
61  signal Fz : unsigned(NF-1 downto 0) := (others => '0');
62  signal Fz_p : unsigned(NF-1 downto 0) := (others => '0');
63  signal Fz_pp : unsigned(NF-1 downto 0) := (others => '0');
64
65  signal Mx : unsigned(NF downto 0) := (others => '0');
66  signal My : unsigned(NF downto 0) := (others => '0');
67  signal Mz : unsigned(2*NF+1 downto 0) := (others => '0');
68
69
70
71  -----
72
73  begin
74  -- Assigning signs, exponentials and mantissa values
75  Sx <= X(NE+NF);
76  Sy <= Y(NE+NF);
77  Ex <= unsigned(X(NF+NE-1 downto NF));
78  Ey <= unsigned(Y(NF+NE-1 downto NF));
79  Fx <= unsigned(X(NF-1 downto 0));
80  Fy <= unsigned(Y(NF-1 downto 0));
81
82  --The sign of the result will be the xor of the signs of the operands
83  Sz <= Sx xor Sy;
84
85  -- In case one of the operands is NULL
86  -- the result will be the other operand
87  NULL_flag <= '1' when ( (Ex = E_NULL) and (Fx = F_NULL) ) else
88  '1' when ( (Ey = E_NULL) and (Fy = F_NULL) ) else
89  '0';
90  -- Adding two bits to Ex and Ey to make multiplication
91  -- and assigning them the value of the exponent
92  Ex_ext <= '0' & '0' & Ex;
93  Ey_ext <= '0' & '0' & Ey;
94
95  Ez_p <= Ex + Ey - EXCESS;
96
97  -- Denormal numbers will not be considered
98  -- Adding implicit '1' to the left of Fx and Fy
99  -- ending up with Mx, My of NF+1 bits
100 Mx <= '1' & Fx;
101 My <= '1' & Fy;
102
103  -- The unsigned multiplication operator is already overloaded
104  -- so it's not necessary to add another zero.

```

```

105
106 -- Mz is the multiplication of the mantissa
107 -- of the operands, ending up being of 2*NF+2 bits.
108 Mz <= Mx * My;
109
110
111 -- The mantissa determines whether it's needed to be added
112 -- a '1' or not depending on the MSB of Mz
113 Ez_pp <= (Ez_p + 1) when Mz(2*NF+1) = '1' else Ez_p;
114
115 -- Saturation of the exponent
116 Ez_ppp <= E_MAX(NE-1 downto 0) when Ez_pp(NE) = '1' else
117         E_MIN(NE-1 downto 0) when Ez_pp(NE) = '1' else
118         Ez_pp(NE-1 downto 0);
119
120 -- Mantissa rounding
121 Fz_p <= Mz(2*NF downto NF+1) when Mz(2*NF+1) = '1' else
122         Mz(2*NF-1 downto NF);
123
124 -- Mantissa saturation
125 Fz_p <= (others => '1') when Ez_pp(NE) = '1' else
126         (others => '0') when Ez_pp(NE) = '1' else
127         Fz_p;
128
129 -- If one of the operands is NULL the result will be NULL
130 Ez <= E_NULL when (NULL_flag = '1') else Ez_ppp;
131 Fz <= E_NULL when (NULL_flag = '1') else Fz_pp;
132
133 Z <= std_logic_vector(Sz & Z_NULL) when ( NULL_flag = '1' ) else
134     std_logic_vector(Sz & Ez & Fz);
135
136 end architecture behavioral;
137

```

### 2.1.1. Simulación - Test bench

Se simularon todas las unidades aritméticas de forma automatizada con los archivos de prueba provistos por la cátedra.

```

1
2 -- Nahila Lutzelschwab - TP2 - padron: 100686 - multiplier Testbench
3 library IEEE;
4 use IEEE.std_logic_1164.all;
5 use IEEE.numeric_std.all;
6 use std.textio.all;
7
8 entity tb_mul_fp is
9 end entity tb_mul_fp;
10
11 architecture tb_arch of tb_mul_fp is
12
13     constant FILE_PATH : string := "test_mul_float_30_8.txt";
14     constant TCK        : time  := 20 ns; -- Periodo de reloj
15     constant WORD_SIZE  : natural := 30; -- Tamaño de datos
16     constant EXP_SIZE   : natural := 8;  -- Tamaño del exponente
17     constant F_SIZE     : natural := WORD_SIZE- EXP_SIZE - 1; -- Tamaño de mantisa
18
19     signal tb_rst      : std_logic;
20     signal tb_clk      : std_logic := '0';
21     signal x_file      : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
22     signal y_file      : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
23     signal z_file      : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
24     signal z_duv       : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
25
26     signal ciclos      : integer := 0;
27     signal errores     : integer := 0;
28

```

```

29     file datos : text open read_mode is FILE_PATH;
30
31 begin
32     tb_rst <= '0', '1' after 1 ns, '0' after 20 ns;
33     tb_clk <= not(tb_clk) after TCK/2; -- Reloj
34
35     Test_Sequence: process
36         variable l : line;
37         variable ch : character := ' ';
38         variable aux : integer;
39     begin
40         while not(endfile(datos)) loop
41             wait until rising_edge(tb_clk);
42             -- Solo para debugging
43             ciclos <= ciclos + 1;
44             -- Se lee una linea del archivo de valores de prueba
45             readline(datos, l);
46             -- Se extrae un entero de la linea
47             read(l, aux);
48             -- Se carga el valor del operando X
49             x_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));
50             -- Se lee un caracter (el espacio)
51             read(l, ch);
52             -- Se lee otro entero de la linea
53             read(l, aux);
54             -- Se carga el valor del operando Y
55             y_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));
56             -- Se lee otro caracter (el espacio)
57             read(l, ch);
58             -- Se lee otro entero
59             read(l, aux);
60             -- Se carga el valor de la salida (resultado)
61             z_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));
62         end loop;
63
64         file_close(datos); -- Se cierra el archivo
65
66
67         -- Se aborta la simulacion (fin del archivo)
68         assert false report
69             "Fin de la simulacion" severity failure;
70
71     end process Test_Sequence;
72
73     -- Instanciacion del DUV
74     DUV: entity work.mul_fp(behavioral)
75     generic map(
76         N => WORD_SIZE,
77         NE => EXP_SIZE
78     )
79     port map(
80         rst => tb_rst,
81         clk => tb_clk,
82         X   => x_file,
83         Y   => y_file,
84         Z   => z_duv
85     );
86
87
88     verificacion: process(tb_clk)
89     begin
90         if rising_edge(tb_clk) then
91             assert to_integer(unsigned(z_file)) = to_integer(unsigned(z_duv)) report
92                 "Error: Salida del DUV no coincide con referencia (salida del DUV = " &
93                 integer'image(to_integer(unsigned(z_duv))) &
94                 ", salida del archivo = " &
95                 integer'image(to_integer(unsigned(z_file))) & ")"
96                 severity warning;
97

```

```

98         if to_integer(unsigned(z_file)) /= to_integer(unsigned(z_duv)) then
99             errores <= errores + 1;
100         end if;
101     end if;
102 end process;
103
104 end architecture tb_arch;
105
```

Los resultados finales de todos los archivos simulados arrojan errores debido al diseño implementado, siendo que se tomaron algunas simplificaciones como no se consideran los casos especiales (NaN,  $\pm \infty$ ) ni denormales. Se puede observar en la figura 1 la simulación de la multiplicación a partir del archivo "test\_mul\_float\_30\_8.txt".




Figura 1

2.1.2. Implementación

Se realizó la implementación sobre el dispositivo FPGA xc7a15tftg256-1 con el software Vivado, se puede observar en la figura 2 que es muy grandes.




Figura 2

## 2.2. Suma/resta

Se implementó el siguiente circuito:




Figura 3

La implementación de la suma/resta en VHDL es la siguiente:

```

1  -- Nahila Lutzelschwab - TP2 - padron: 100686 - addition/subtracion
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;

```

```

6 use IEEE.numeric_std.all;
7
8
9 entity fp_add_subtract is
10     generic(N : natural := 80;
11             Ne : natural := 8 -- exponent bits
12     );
13     port (
14         -- Z = X +/- Y
15         X : in std_logic_vector(N-1 downto 0);
16         Y : in std_logic_vector(N-1 downto 0);
17         Z : out std_logic_vector(N-1 downto 0);
18
19         -- indicator whether it is '0' for addition or '1' for subtraction
20         operation_type : in std_logic
21     );
22 end fp_add_subtract;
23
24
25
26 architecture behavioral of fp_add_subtract is
27
28     -- Declaration of constants to use
29
30     constant NF      : natural := N-Ne-1; -- mantissa bits
31     constant EXC     : natural := 2**((Ne)-1)-1; -- excess
32     constant EXCESS  : signed(Ne-1 downto 0) := to_signed(EXC, Ne);
33
34     -- minimum and maximum exponent
35     constant E_MIN   : signed(Ne downto 0) := to_signed(0, Ne+1);
36     constant E_MAX   : signed(Ne downto 0) := to_signed(2**((Ne)-2), Ne+1);
37
38     constant index_first_one : natural := 0;
39
40     -- Declaration of signals to use
41     signal Ex : unsigned(Ne-1 downto 0) := (others => '0');
42     signal Ey : unsigned(Ne-1 downto 0) := (others => '0');
43     -- Exponential for Z and Z'
44     signal Ez : signed(Ne-1 downto 0) := (others => '0');
45     signal Ez_p : signed(Ne downto 0) := (others => '0');
46
47     -- subtraction Ex Ey to see if they are equal or not -> NE+1 bits -> Ex, Ey NE+1 bits
48     signal Ex_ext : unsigned(Ne downto 0) := (others => '0');
49     signal Ey_ext : unsigned(Ne downto 0) := (others => '0');
50     signal E_diff : signed(Ne downto 0) := (others => '0');
51     signal E_diff_abs : unsigned(Ne downto 0) := (others => '0');
52
53     signal Y_aux : std_logic_vector(N-1 downto 0) := (others => '0');
54
55     -- X and Y prime
56     signal X_p : unsigned(N-1 downto 0) := (others => '0');
57     signal Y_p : unsigned(N-1 downto 0) := (others => '0');
58
59     signal aux : std_logic_vector(1 downto 0);
60
61     -- Signs of X , Y and E_diff
62     signal Sx : std_logic;
63     signal Sy : std_logic;
64     signal Sz : std_logic;
65     signal S_Ediff : std_logic;
66     signal S_add : std_logic;
67
68     -- Mantissas
69     signal Fx : unsigned(NF-1 downto 0) := (others => '0');
70     signal Fy : unsigned(NF-1 downto 0) := (others => '0');
71     signal Fz : unsigned(2**((Ne)-1) downto 0) := (others => '0');
72     signal Fx_p : unsigned(NF downto 0) := (others => '0');
73     signal Fy_p : unsigned(NF downto 0) := (others => '0');
74     signal Fz_p : unsigned(2**((Ne)-1) downto 0) := (others => '0');

```



```

75
76 -- Mantissas for X' and Y'
77 signal Mx_p      : unsigned(NF downto 0) := (others => '0');
78 signal My_p      : unsigned(NF downto 0) := (others => '0');
79
80 -- Auxiliar mantissas
81 signal Mx_pp      : unsigned(2**(NE)-1 downto 0) := (others => '0');
82 signal My_pp      : unsigned(2**(NE)-1 downto 0) := (others => '0');
83 signal Mx_ppp     : unsigned(2**(NE) downto 0) := (others => '0');
84 signal My_ppp     : unsigned(2**(NE) downto 0) := (others => '0');
85 signal addition   : signed(2**(NE) downto 0) := (others => '0');
86 signal addition_p : signed(2**(NE) downto 0) := (others => '0');
87
88
89 -- Find first '1' from left to right
90 function find_first_one (x_signal: std_logic_vector) return natural is
91     variable index      : natural;
92     variable one_reached : boolean := False;
93
94 begin
95     for i in x_signal'length-1 downto 0 loop
96         if x_signal(i) = '1' and one_reached = False then
97             one_reached := True;
98             index := i;
99         end if;
100     end loop;
101
102     if index < 0 then
103         index := 0;
104     end if;
105
106     return index;
107 end function;
108
109
110 begin
111     -- In case it's subtraction (operation_type = 1) adjust Y changing sign
112     --Y_aux <= not(Y(N-1)) & Y(N-2 downto 0) when operation_type = '1' else Y;
113
114
115     -- Evaluating whether Ex is equal or different from Ey
116
117     -- Adding a bit to Ex and Ey to make subtraction
118     -- and assigning them the value of the exponent
119     Ex_ext <= '0' & unsigned(X(NF+NE-1 downto NF));
120     Ey_ext <= '0' & unsigned(Y_aux(NF+NE-1 downto NF));
121     E_diff <= signed(Ex_ext - Ey_ext);
122
123     E_diff_abs <= unsigned(not(E_diff)+1) when (E_diff(NE) = '1') else unsigned(E_diff);
124     S_Ediff <= E_diff(NE);
125
126     -- Assigning signs and exponential values
127     Sx <= X(NE+NF);
128     Sy <= Y(NE+NF);
129     Ex <= unsigned(X(NF+NE-1 downto NF));
130     Ey <= unsigned(Y(NF+NE-1 downto NF));
131     Fx <= unsigned(X(NF-1 downto 0));
132     Fy <= unsigned(Y(NF-1 downto 0));
133
134     -- Denormal numbers will not be considered
135     -- Adding '1' to the left of Fx and Fy
136     -- ending up with Mx, My of NF+1 bits
137     Fx_p <= '1' & Fx;
138     Fy_p <= '1' & Fy;
139
140     -- Swapping operands in order to align only one of them
141     -- (only the one with highest exponent)
142     Mx_p <= Fy_p when (E_diff(NE) = '1') else Fx_p;
143     My_p <= Fx_p when (E_diff(NE) = '1') else Fy_p;

```

```

144
145 -- Aligning operands
146 -- |Ex|>|Ey|
147
148 -- Shift (2**(NE)-NF-1) zeros to the right
149 -- leaving E_diff_abs bits to the left
150 Mx_pp <= (Mx_p sll natural(2**(NE)-NF-1));
151
152 -- My' has trivial alignment (leading zeros)
153 My_pp <= (My_p sll to_integer(E_diff_abs));
154
155
156 -- Complement
157 process (operation_type, Sx, Sy, Mx_pp, My_pp)
158 begin
159     aux <= Sx & Sy;
160     case operation_type is
161         -- Addition
162         when '0' =>
163             case aux is
164                 when "00" => -- Mx_pp>0, My_pp>0
165                     Mx_pp <= Mx_pp;
166                     My_pp <= My_pp;
167
168                 when "01" => -- Mx_pp>0, My_pp<0
169                     My_pp <= (not(My_pp)+1);
170
171                 when "10" => -- Mx_pp<0, My_pp>0
172                     Mx_pp <= (not(Mx_pp)+1);
173
174                 when others => -- Mx_pp<0, My_pp<0
175                     Mx_pp <= (not(Mx_pp)+1);
176                     My_pp <= (not(My_pp)+1);
177             end case;
178
179         -- Subtraction
180         when '1' =>
181             case aux is
182                 when "00" => -- Mx_pp>0, My_pp>0 -> Mx_pp + (-My_pp) -> My_pp<0
183                     My_pp <= (not(My_pp)+1);
184
185                 when "01" => -- Mx_pp>0, My_pp<0 -> Mx_pp + -(-My_pp) -> My_pp>0
186                     Mx_pp <= Mx_pp;
187                     My_pp <= My_pp;
188
189                 when "10" => -- Mx_pp<0, My_pp>0 -> Mx_pp + (-My_pp) -> My_pp<0
190                     Mx_pp <= (not(Mx_pp)+1);
191                     My_pp <= (not(My_pp)+1);
192
193                 when others => -- Mx_pp<0, My_pp<0 -> Mx_pp + -(-My_pp) -> My_pp>0
194                     Mx_pp <= (not(Mx_pp)+1);
195             end case;
196
197     end case;
198 end process;
199
200
201 Mx_ppp <= '0' & My_pp;
202 Mx_ppp <= '0' & My_pp;
203
204 -- Effective addition/subtraction
205 addition_p <= signed(Mx_ppp + My_ppp);
206
207 S_add <= addition_p(2**NE);
208
209 -- Final addition/subtraction
210 addition <= addition_p when S_add = '0' else (not(addition_p)+1);
211
212 -- Find first one from left to right

```

```

213 --index_first_one := find_first_one(x_signal <= std_logic_vector(addition));
214
215 -- Z sign
216 Sz <= S_add;
217
218 -- Z' exponent
219 Ez_p <= to_signed(find_first_one(x_signal => std_logic_vector(addition)) - NF, NE+1);
220 -- Saturation of the exponent
221 -- If the calculated exponent is higher than the maximum
222 -- Ez will saturate at E_MAX, same consideration for the minimum
223
224 Ez <= to_signed(to_integer(E_MAX), NE) when (to_integer(Ez_p) > to_integer(E_MAX)) else
225         to_signed(to_integer(E_MIN), NE) when (to_integer(Ez_p) < to_integer(E_MIN)) else
226         Ez_p(NE-1 downto 0);
227
228
229 -- Find first one from left to right
230 -- discard the first one for being implicit
231 -- F_z would be NF bits to the right
232 Fz_p <= unsigned(addition((index_first_one - 1) downto 0));
233
234 -- Saturation of the mantissa
235 -- If the calculated mantissa is higher than the maximum
236 -- it will saturate at E_MAX, same consideration for the minimum
237 Fz <= (others => '1') when ( to_integer(Ez_p) > to_integer(E_MAX) ) else
238         (others => '0') when ( to_integer(Ez_p) < to_integer(E_MIN) ) else
239         Fz_p;
240
241 -- Z
242 Z <= Sz & std_logic_vector(Ez) & std_logic_vector(Fz);
243
244 end architecture behavioral;
245

```

### 2.2.1. Simulación - Test bench

Para simular el circuito se reemplazaron los valores por otros más chicos para que los resultados sean apreciables y se realizó mediante el siguiente test bench:

```

1 -- Nahila Lutzelschwab - TP2 - padron: 100686 - Testbench addition/subtracion
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4 use IEEE.numeric_std.all;
5 use std.textio.all;
6
7 entity tb_fp_add_subtract is
8 end entity tb_fp_add_subtract;
9
10 architecture tb_arch of tb_fp_add_subtract is
11
12     constant FILE_PATH : string := "test_sum_float_30_8.txt";
13     constant TCK        : time  := 20 ns; -- Período de reloj
14     constant WORD_SIZE  : natural := 30; -- Tamaño de datos
15     constant EXP_SIZE   : natural := 8;  -- Tamaño del exponente
16     constant F_SIZE     : natural := WORD_SIZE- EXP_SIZE - 1; -- Tamaño de mantisa
17
18
19     signal tb_rst          : std_logic;
20     signal tb_clk          : std_logic := '0';
21     signal operation_type_tb : std_logic := '0';
22
23     signal x_file          : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
24     signal y_file          : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
25     signal z_file          : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
26     signal z_dut           : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
27
28     signal ciclos          : integer := 0;

```

```

29     signal errores : integer := 0;
30
31     file datos : text open read_mode is FILE_PATH;
32
33 begin
34     tb_rst <= '0', '1' after 1 ns, '0' after 20 ns;
35     tb_clk <= not(tb_clk) after TCK/2; -- Reloj
36
37     Test_Sequence: process
38         variable l : line;
39         variable ch : character := ' ';
40         variable aux : integer;
41     begin
42         while not(endfile(datos)) loop
43             wait until rising_edge(tb_clk);
44             -- Solo para debugging
45             ciclos <= ciclos + 1;
46             -- Se lee una linea del archivo de valores de prueba
47             readline(datos, l);
48             -- Se extrae un entero de la linea
49             read(l, aux);
50             -- Se carga el valor del operando X
51             x_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));
52             -- Se lee un caracter (el espacio)
53             read(l, ch);
54             -- Se lee otro entero de la linea
55             read(l, aux);
56             -- Se carga el valor del operando Y
57             y_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));
58             -- Se lee otro caracter (el espacio)
59             read(l, ch);
60             -- Se lee otro entero
61             read(l, aux);
62             -- Se carga el valor de la salida (resultado)
63             z_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));
64         end loop;
65
66         file_close(datos); -- Se cierra el archivo
67
68
69         -- Se aborta la simulacion (fin del archivo)
70         assert false report
71             "Fin de la simulacion" severity failure;
72
73     end process Test_Sequence;
74
75     -- Instanciacion del DUT
76     DUT: entity work.fp_add_subtract(behavioral)
77     generic map(
78         N => WORD_SIZE,
79         NE => EXP_SIZE
80     )
81     port map(
82         rst => tb_rst,
83         clk => tb_clk,
84         X => x_file,
85         Y => y_file,
86         Z => z_dut,
87         operation_type => operation_type_tb
88     );
89
90
91     verificacion: process(tb_clk)
92     begin
93         if rising_edge(tb_clk) then
94             assert to_integer(unsigned(z_file)) = to_integer(unsigned(z_dut)) report
95                 "Error: Salida del DUT no coincide con referencia (salida del DUT = " &
96                 integer'image(to_integer(unsigned(z_dut))) &
97                 ", salida del archivo = " &

```

```

98         integer'image(to_integer(unsigned(z_file))) & ")
99         severity warning;
100
101     if to_integer(unsigned(z_file)) /= to_integer(unsigned(z_dut)) then
102         errores <= errores + 1;
103     end if;
104 end if;
105 end process;
106
107 end architecture tb_arch;
```

A diferencia del multiplicador, los resultados de las diferentes simulaciones son prácticamente nulas. Se puede observar en las figuras 4, 5 la simulación de la suma y la resta a partir del archivo "test\_mul\_float\_30\_8.txt".




Figura 4: Suma




Figura 5: Resta

2.2.2. Implementación

Se realizó la implementación sobre el dispositivo FPGA xc7a15tftg256-1 con el software Vivado. Se puede observar en la figura 6 que dicha implementación es bastante grande.




Figura 6

### **3. Conclusión**

Se puede concluir que el presente trabajo práctico permitió entender el funcionamiento de una unidad de punto flotante de forma combinacional. A su vez, Vivado que permitió realizar su implementación sobre un dispositivo FPGA específico.