



## (86.41) SISTEMAS DIGITALES

### Trabajo práctico N.º 2

Docentes a cargo:

Alvarez, Nicolás

Alpago, Octavio

Integrante		Padrón		Correo electrónico
Lützelschwab, Nahila	—	100686	—	nlützelschwab@fi.uba.ar

## 1. Introducción

El presente trabajo práctico tiene como objetivo implementar el algoritmo CORDIC en modo rotación y vectorización aplicando el lenguaje de descripción de hardware VHDL en dos arquitecturas; enrollada y desenrollada.

## 2. Desarrollo

Se implementó el algoritmo CORDIC en modo rotación y vectorización para la rotación de vectores en el plano xy. Se emplea para realizar eficientemente operaciones trigonométricas, como rotaciones y cálculos de magnitudes de vectores. Este enfoque se basa en iteraciones y operaciones de desplazamiento bit a bit.

En el modo de rotación, se rota un vector en un ángulo especificado. El proceso inicia con la inicialización del acumulador angular con el ángulo de rotación deseado. En cada iteración, la decisión de rotación se lleva a cabo de tal manera de disminuir el ángulo residual en el acumulador angular utilizando su signo.

En cambio, el modo vectorización se rota un vector hacia el eje de coordenadas x, guardando los ángulos requeridos para lograrlo. Se busca minimizar la componente y del vector residual, la dirección de rotación se decide por el signo de la componente y residual.

$$\begin{aligned}x_{i+1} &= x_i - y_i \cdot d_i \cdot 2^{-i} \\y_{i+1} &= y_i + x_i \cdot d_i \cdot 2^{-i} \\z_{i+1} &= z_i - d_i \cdot \text{tg}^{-1}(2^{-i})\end{aligned}$$

Figura 1

Donde para el modo rotación  $d_i = -1$  si  $z_i < 0$ , en otro caso  $+1$ . Dando como resultado las siguientes ecuaciones para el modo rotación:

$$\begin{aligned}x_n &= A_n(x_0 \cdot \cos(z_0) - y_0 \cdot \text{sen}(z_0)) \\y_n &= A_n(y_0 \cdot \cos(z_0) + x_0 \cdot \text{sen}(z_0)) \\z_n &= 0\end{aligned}$$

Figura 2

En cambio, para el modo vectorización,  $d_i = +1$  si  $y_i < 0$ , en otro caso  $-1$ . Dando como resultado las siguientes ecuaciones para el modo vectorización:

$$\begin{aligned}x_n &= A_n(x_0 \cdot \cos(z_0) - y_0 \cdot \text{sen}(z_0)) \\y_n &= A_n(y_0 \cdot \cos(z_0) + x_0 \cdot \text{sen}(z_0)) \\z_n &= 0\end{aligned}$$

Figura 3

A continuación se muestran los diagramas de las arquitecturas enrollada y desenrollada con pipelining que se a implementaron en este trabajo:




Figura 4: Arquitectura enrollada




Figura 5: Arquitectura desenrollada con pipelining

El bloque pre-cordic es una lógica combinacional que se encarga de negar las coordenadas x e y originales para poder rotar aquellos casos en los que el ángulo de rotación de entrada sea mayor a  $90^\circ$  o menor a  $-90^\circ$ .




Figura 6

## 2.1. Implementación en VHDL

La implementación en VHDL es la siguiente:

## 2.2. Suma/resta

```
1  -- Nahila Lutzelschwab - TP3 - padron: 100686 - addition/subtracion
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7
8  entity add_subtract is
9      generic(N : natural := 17);
10     port(
11         add1_sub0 : in std_logic;
12
13         x      : in std_logic_vector(N-1 downto 0);
14         y      : in std_logic_vector(N-1 downto 0);
15         z      : out std_logic_vector(N-1 downto 0)
16     );
17 end add_subtract;
18
19 architecture behavioral of add_subtract is
20
21 begin
22     z <= std_logic_vector(signed(x) + signed(y)) when add1_sub0 = '1' else
23         std_logic_vector(signed(x) - signed(y));
24
25 end behavioral;
```

## 2.3. ROM - LUT

```
1  -- Nahila Lutzelschwab - TP3 - padron: 100686 - beta-LUT
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7  use IEEE.math_real.all;
8
9  entity beta_lut is
10     generic (
11         DATA_W : natural := 16;
12         ADD_W   : natural := 17
13     );
14     port (
15         address : in std_logic_vector(ADD_W-1 downto 0);
16         data_out : out std_logic_vector(DATA_W-1 downto 0)
17     );
18 end entity beta_lut;
19
20 architecture behavioral of beta_lut is
21
22     type lut_type is array (natural range <>) of std_logic_vector(DATA_W-1 downto 0);
23
24     function arctan_function(constant i : natural) return std_logic_vector is
25     begin
26         return std_logic_vector(to_unsigned(integer(round( (arctan(real(2)**real(-1*i)) / arctan(real(1))) * real(2**(DATA_W-1-i))
27         end;
28
29     signal lut : lut_type(0 to 2**DIREC-1);
30
31 begin
32
33     lut_table : for i in 0 to DATA_W-1 generate
34         lut(i) <= arctan_function(i);
35     end generate lut_table;
36
37     -- In case the index address exceeds the limit of the LUT the output is NULL
38     data_out <= (others => '0') when unsigned(address) > to_unsigned(DATA_W-1, ADD_W) else
```

```
lut(to_integer(unsigned(address)));
```

```
end behavioral;
```

## 2.4. Registros

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - Register for pipeline
```

```
-- Declaration of common library and use
```

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
use IEEE.numeric_std.all;
```

```
entity registers is
```

```
  generic(
```

```
    N : natural := 17
```

```
  );
```

```
  port (
```

```
    clk      : in std_logic;
```

```
    rst      : in std_logic;
```

```
    input     : in std_logic_vector(N-1 downto 0);
```

```
    output    : out std_logic_vector(N-1 downto 0)
```

```
  );
```

```
end registers;
```

```
architecture behavioral of registers is
```

```
  signal reg : std_logic_vector(N-1 downto 0);
```

```
begin
```

```
  process (clk, rst)
```

```
  begin
```

```
    if rst = '1' then
```

```
      reg <= (others => '0');
```

```
    elsif clk = '1' and clk'event then
```

```
      reg <= input;
```

```
    end if;
```

```
  end process;
```

```
  output <= reg;
```

```
end behavioral;
```

## 2.5. Pre-cordic

```
-- Nahila Lutzelschwab - TP3 - padron: 100686 - pre-cordic
```

```
-- Declaration of common library and use
```

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
use IEEE.numeric_std.all;
```

```
entity pre_cordic is
```

```
  generic(
```

```
    N : natural := 17
```

```
  );
```

```
  port(
```

```
    rot0_vec1 : in std_logic;
```

```
    x_i        : in std_logic_vector(N-1 downto 0);
```

```
    y_i        : in std_logic_vector(N-1 downto 0);
```

```
    z_i        : in std_logic_vector(N-1 downto 0);
```

```
    x_o        : out std_logic_vector(N-1 downto 0);
```

```
    y_o        : out std_logic_vector(N-1 downto 0);
```

```
    z_o        : out std_logic_vector(N-1 downto 0)
```

```
  );
```

```
end pre_cordic;
```

```

25
26 architecture behavioral of pre_cordic is
27     signal x_aux : std_logic_vector(N-1 downto 0);
28     signal y_aux : std_logic_vector(N-1 downto 0);
29     signal z_aux : std_logic_vector(N-1 downto 0);
30     signal MSB_inverted : std_logic;
31     signal z_MSB_inverted : std_logic_vector(N-1 downto 0);
32
33
34 begin
35
36     x_aux <= x_i;
37     y_aux <= y_i;
38     z_aux <= z_i;
39
40     process (rot0_vec1, x_aux, y_aux, z_aux)
41     begin
42         if rot0_vec1 = '0' then
43             if z_aux(N-2) = '1' then
44                 x_o <= std_logic_vector(signed(not x_aux) + 1);
45                 y_o <= std_logic_vector(signed(not y_aux) + 1);
46                 MSB_inverted <= not z_aux(N-1);
47                 z_MSB_inverted <= MSB_inverted & z_aux(N-2 downto 0);
48                 z_o <= z_MSB_inverted;
49             else
50                 x_o <= x_aux;
51                 y_o <= y_aux;
52                 z_o <= z_aux;
53             end if;
54         else
55             if x_aux(N-1) = '1' then
56                 x_o <= std_logic_vector(signed(not x_aux) + 1);
57                 y_o <= std_logic_vector(signed(not y_aux) + 1);
58                 MSB_inverted <= not z_aux(N-1);
59                 z_MSB_inverted <= MSB_inverted & z_aux(N-2 downto 0);
60                 z_o <= z_MSB_inverted;
61             else
62                 x_o <= x_aux;
63                 y_o <= y_aux;
64                 z_o <= z_aux;
65             end if;
66         end if;
67     end process;
68
69
70 end behavioral;

```

## 2.6. Entidad cordic

```

1  -- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic-entity (same for rolled and unrolled)
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7  use IEEE.math_real.all;
8
9  entity cordic_entity is
10     generic(
11         N : natural := 17;
12         -- fp_amount : natural := natural(ceil(log2(real(N-1))));
13         fp_amount : natural := 4
14     );
15     port(
16         iter_num : in unsigned(fp_amount-1 downto 0);
17         rot0_vec1 : in std_logic;
18         atan_2mi : in std_logic_vector(N-3 downto 0); -- arctan(2^-i)
19

```

```

20      -- Inputs
21      x_i : in std_logic_vector(N-1 downto 0);
22      y_i : in std_logic_vector(N-1 downto 0);
23      z_i : in std_logic_vector(N-1 downto 0);
24
25      -- Outputs
26      -- x_i+1, y_i+1, z_i+1
27      x_ip1 : out std_logic_vector(N-1 downto 0);
28      y_ip1 : out std_logic_vector(N-1 downto 0);
29      z_ip1 : out std_logic_vector(N-1 downto 0)
30  );
31 end cordic_entity;
32
33 architecture behavioral of cordic_entity is
34
35     signal beta_i: std_logic_vector(N-1 downto 0);
36     signal x_aux : std_logic_vector(N-1 downto 0);
37     signal y_aux: std_logic_vector(N-1 downto 0);
38     signal z_aux : std_logic_vector(N-1 downto 0);
39
40     -- Shifted input
41     signal x_shifted : std_logic_vector(N-1 downto 0);
42     signal y_shifted : std_logic_vector(N-1 downto 0);
43
44     -- Outputs
45     signal x_o: std_logic_vector(N-1 downto 0);
46     signal y_o : std_logic_vector(N-1 downto 0);
47     signal z_o : std_logic_vector(N-1 downto 0);
48
49     -- Selection line
50     signal di: std_logic;
51     signal not_di: std_logic;
52
53
54 begin
55     x_aux <= x_i;
56     y_aux <= y_i;
57     z_aux <= z_i;
58
59     x_shifted <= std_logic_vector(shift_right(signed(x_aux), to_integer(iter_num)));
60     y_shifted <= std_logic_vector(shift_right(signed(y_aux), to_integer(iter_num)));
61
62     di <= z_i(N-1) when rot0_vec1 = '0' else not(y_i(N-1));
63
64     not_di <= not(di);
65
66     adder_subtractor_x: entity work.add_subtract(behavioral)
67     generic map(N => N)
68     port map(
69         add1_sub0 => di,
70         x => x_aux,
71         y => y_shifted,
72         z => x_o
73     );
74
75     adder_subtractor_y: entity work.add_subtract(behavioral)
76     generic map(N => N)
77     port map(
78         add1_sub0 => not_di,
79         x => y_aux,
80         y => x_shifted,
81         z => y_o
82     );
83
84     beta_i <= "00" & atan_2mi;
85
86     adder_subtractor_z: entity work.add_subtract(behavioral)
87     generic map(N => N)
88     port map(

```

```

89         add1_sub0 => di,
90         x => z_aux,
91         y => beta_i,
92         z => z_o
93     );
94
95     x_ip1 <= x_o;
96     y_ip1 <= y_o;
97     z_ip1 <= z_o;
98
99 end behavioral;

```

## 2.7. Cordic enrollado

```

1  -- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic-rolled
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7  use IEEE.math_real.all;
8
9  entity cordic_rolled is
10     generic(
11         N : natural := 17
12     );
13     port(
14         rst: in std_logic;
15         clk: in std_logic;
16         req: in std_logic;
17         ack: out std_logic;
18         rot0_vec1: in std_logic;
19
20         x_0 : in std_logic_vector(N-1 downto 0);
21         y_0 : in std_logic_vector(N-1 downto 0);
22         z_0 : in std_logic_vector(N-1 downto 0);
23
24         x_ip1_o : out std_logic_vector(N-1 downto 0);
25         y_ip1_o : out std_logic_vector(N-1 downto 0);
26         z_ip1_o : out std_logic_vector(N-1 downto 0)
27     );
28 end cordic_rolled;
29
30 architecture behavioral of cordic_rolled is
31
32     constant counter_amount : natural := natural(ceil(log2(real(N))));
33
34     signal counter : unsigned(counter_amount-1 downto 0);
35
36     signal x_i : std_logic_vector(N-1 downto 0);
37     signal y_i : std_logic_vector(N-1 downto 0);
38     signal z_i : std_logic_vector(N-1 downto 0);
39
40     signal x_ip1 : std_logic_vector(N-1 downto 0);
41     signal y_ip1 : std_logic_vector(N-1 downto 0);
42     signal z_ip1 : std_logic_vector(N-1 downto 0);
43
44     signal beta_i : std_logic_vector(N-3 downto 0);
45     signal ack_aux : std_logic;
46
47 begin
48
49     LUT:entity work.beta_lut(behavioral)
50         generic map(
51             DATA_W => N-2,
52             ADD_W  => counter_amount
53         )
54         port map(

```



```

55         address => std_logic_vector(counter),
56         data_out => beta_i
57     );
58
59
60 CORDIC_ENTITY: entity work.cordic_entity(behavioral)
61 generic map(
62     N => N,
63     fp_amount => counter_amount
64 )
65 port map(
66     iter_num => counter,
67     rot0_vec1 => rot0_vec1,
68     atan_2mi => beta_i,
69
70     x_i => x_i,
71     y_i => y_i,
72     z_i => z_i,
73
74     x_ip1 => x_ip1,
75     y_ip1 => y_ip1,
76     z_ip1 => z_ip1
77 );
78
79 process(clk,rst)
80 begin
81     if rst = '1' then
82         counter <= (others => '0');
83     elsif clk'event and clk = '1' then
84         if req = '1' then
85             counter <= (others => '0');
86             elsif counter /= (N-1) then
87                 counter <= counter + 1;
88             end if;
89         end if;
90     end process;
91
92     ack_aux <= '1' when counter = (N-1) else '0';
93
94     ack <= ack_aux;
95
96 process(clk,rst)
97 begin
98     if rst = '1' then
99         x_i <= (others => '0');
100        y_i <= (others => '0');
101        z_i <= (others => '0');
102    elsif clk'event and clk = '1' then
103        if req = '1' then
104            x_i <= x_0;
105            y_i <= y_0;
106            z_i <= z_0;
107        else
108            x_i <= x_ip1;
109            y_i <= y_ip1;
110            z_i <= z_ip1;
111        end if;
112    end if;
113 end process;
114
115 x_ip1_o <= x_ip1 when ack_aux = '1' else (others => '0');
116 y_ip1_o <= y_ip1 when ack_aux = '1' else (others => '0');
117 z_ip1_o <= z_ip1 when ack_aux = '1' else (others => '0');
118
119 end behavioral;

```

## 2.8. CORDIC desenrollado con pipelining

```
1  -- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic-unrolled
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7  use IEEE.math_real.all;
8
9  entity cordic_unrolled is
10     generic(
11         N : natural := 17
12     );
13     port(
14         rst: in std_logic;
15         clk: in std_logic;
16         req: in std_logic;
17         ack: out std_logic;
18         rot0_vec1: in std_logic;
19
20         x_i : in std_logic_vector(N-1 downto 0);
21         y_i : in std_logic_vector(N-1 downto 0);
22         z_i : in std_logic_vector(N-1 downto 0);
23
24         x_ip1_o : out std_logic_vector(N-1 downto 0);
25         y_ip1_o : out std_logic_vector(N-1 downto 0);
26         z_ip1_o : out std_logic_vector(N-1 downto 0)
27     );
28 end cordic_unrolled;
29
30 architecture behavioral of cordic_unrolled is
31
32     type matrix_type is array (natural range <>) of std_logic_vector(N-1 downto 0);
33
34     constant counter_amount : natural := natural(ceil(log2(real(N))));
35
36     signal count : unsigned(counter_amount-1 downto 0) := (others => '0');
37     signal x_vect : matrix_type(N downto 0);
38     signal y_vect : matrix_type(N downto 0);
39     signal z_vect : matrix_type(N downto 0);
40
41     signal x_reg : matrix_type(N-1 downto 0);
42     signal y_reg : matrix_type(N-1 downto 0);
43     signal z_reg : matrix_type(N-1 downto 0);
44
45     signal ack_aux : std_logic;
46     signal beta_i : std_logic_vector(N-1 downto 0);
47
48
49 begin
50
51     ROM: entity work.beta_lut(behavioral)
52         generic map(
53             DATA_W => N-2,
54             ADD_W  => counter_amount
55         )
56         port map(
57             address => std_logic_vector(count),
58             data_out => beta_i
59         );
60
61     CORDIC_UNROLLED: for i in 0 to N-1 generate
62
63         CORDIC_ENTITY: entity work.cordic_entity(behavioral)
64             generic map(
65                 N => N,
66                 fp_amount => counter_amount
67             )
```

```

68     port map(
69         iter_num => count,
70         rot0_vec1 => rot0_vec1,
71         atan_2mi => beta_i,
72
73         x_i => x_vect(i),
74         y_i => y_vect(i),
75         z_i => z_vect(i),
76
77         x_ip1 => x_reg(i),
78         y_ip1 => y_reg(i),
79         z_ip1 => z_reg(i)
80     );
81
82 end generate CORDIC_UNROLLED;
83
84 REGISTER_X: for i in 0 to N-1 generate
85     REG_X: entity work.registers(behavioral)
86     generic map(
87         N => N
88     )
89     port map(
90         clk    => clk,
91         rst    => rst,
92         input  => x_reg(i),
93         output => x_vect(i+1)
94     );
95 end generate REGISTER_X;
96
97 REGISTER_Y: for i in 0 to N-1 generate
98     REG_Y: entity work.registers(behavioral)
99     generic map(
100         N => N
101     )
102     port map(
103         clk    => clk,
104         rst    => rst,
105         input  => y_reg(i),
106         output => y_vect(i+1)
107     );
108 end generate REGISTER_Y;
109
110 REGISTER_Z: for i in 0 to N-1 generate
111     REG_Z: entity work.registers(behavioral)
112     generic map(
113         N => N
114     )
115     port map(
116         clk    => clk,
117         rst    => rst,
118         input  => z_reg(i),
119         output => z_vect(i+1)
120     );
121 end generate REGISTER_Z;
122
123 x_vect(0) <= x_i;
124 y_vect(0) <= y_i;
125 z_vect(0) <= z_i;
126 x_ip1_o <= x_reg(N-1);
127 y_ip1_o <= y_reg(N-1);
128 z_ip1_o <= z_reg(N-1);
129
130 process(clk,rst)
131 begin
132     if rst = '1' then
133         count <= (others => '0');
134     elsif clk'event and clk = '1' then
135         if req = '1' then
136             count <= (others => '0');

```

```

137         elsif count /= N-1 then
138             count <= count + 1;
139         end if;
140     end if;
141 end process;
142
143 ack_aux <= '1' when count = N-1 else
144         '0';
145
146 ack <= ack_aux;
147
148
149 end behavioral;

```

## 2.9. CORDIC - enrollado/desenrollado

```

1  -- Nahila Lutzelschwab - TP2 - padron: 100686 - cordic
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7  use IEEE.math_real.all;
8
9  entity cordic is
10     generic(
11         N : natural := 18
12     );
13     port(
14         rst          : in std_logic;
15         clk          : in std_logic;
16         req          : in std_logic;
17         ack          : out std_logic;
18         rot0_vec1    : in std_logic;
19
20         x_i          : in std_logic_vector(N-1 downto 0);
21         y_i          : in std_logic_vector(N-1 downto 0);
22         z_i          : in std_logic_vector(N-1 downto 0);
23
24         x_o          : out std_logic_vector(N-1 downto 0);
25         y_o          : out std_logic_vector(N-1 downto 0);
26         z_o          : out std_logic_vector(N-1 downto 0);
27
28     );
29 end cordic;
30
31
32 architecture behavioral_rolled of cordic is
33
34     -- Pre-CORDIC inputs
35     signal x_i_precordic : std_logic_vector(N-1 downto 0);
36     signal y_i_precordic : std_logic_vector(N-1 downto 0);
37     signal z_i_precordic : std_logic_vector(N-1 downto 0);
38
39     -- Pre-CORDIC outputs
40     signal x_o_precordic : std_logic_vector(N-1 downto 0);
41     signal y_o_precordic : std_logic_vector(N-1 downto 0);
42     signal z_o_precordic : std_logic_vector(N-1 downto 0);
43
44     -- Unrolled CORDIC inputs and outputs
45     signal x_i_cordic : std_logic_vector(N-1 downto 0);
46     signal y_i_cordic : std_logic_vector(N-1 downto 0);
47     signal z_i_cordic : std_logic_vector(N-1 downto 0);
48
49     signal ack_aux : std_logic;
50
51

```

```

52 begin
53
54     x_i_precordic <= x_i;
55     y_i_precordic <= y_i;
56     z_i_precordic <= z_i;
57
58     ack <= ack_aux;
59
60     PRE_CORDIC: entity work.pre_cordic(behavioral)
61     generic map(N => N)
62     port map(
63         rot0_vec1 => rot0_vec1,
64
65         x_i => x_i_precordic,
66         y_i => y_i_precordic,
67         z_i => z_i_precordic,
68
69         x_o => x_o_precordic,
70         y_o => y_o_precordic,
71         z_o => z_o_precordic
72     );
73
74     CORDIC_ROLLED: entity work.cordic_rolled(behavioral)
75     generic map(N => N)
76     port map(
77         rst      => rst,
78         clk      => clk,
79         req      => req,
80         ack      => ack_aux,
81         rot0_vec1 => rot0_vec1,
82
83         x_0 => x_o_precordic,
84         y_0 => y_o_precordic,
85         z_0 => z_o_precordic,
86
87         x_ip1_o => x_o,
88         y_ip1_o => y_o,
89         z_ip1_o => z_o
90     );
91
92 end behavioral_rolled;
93
94
95 architecture behavioral_unrolled of cordic is
96
97     -- Entradas y salidas de Pre - Cordic
98     signal x_i_precordic : std_logic_vector(N-1 downto 0);
99     signal y_i_precordic : std_logic_vector(N-1 downto 0);
100    signal z_i_precordic : std_logic_vector(N-1 downto 0);
101
102    signal x_o_precordic : std_logic_vector(N-1 downto 0);
103    signal y_o_precordic : std_logic_vector(N-1 downto 0);
104    signal z_o_precordic : std_logic_vector(N-1 downto 0);
105
106    -- Entradas y salidas de Cordic_iterativo
107    signal x_i_cordic : std_logic_vector(N-1 downto 0);
108    signal y_i_cordic : std_logic_vector(N-1 downto 0);
109    signal z_i_cordic : std_logic_vector(N-1 downto 0);
110
111    signal ack_aux : std_logic;
112
113
114
115 begin
116
117     x_i_precordic <= x_i;
118     y_i_precordic <= y_i;
119     z_i_precordic <= z_i;
120     ack <= ack_aux;

```

```

121
122
123 PRE_CORDIC: entity work.pre_cordic(behavioral)
124 generic map(N => N)
125 port map(
126     rot0_vec1 => rot0_vec1,
127
128     x_i      => x_i_precordic,
129     y_i      => y_i_precordic,
130     z_i      => z_i_precordic,
131
132     x_o      => x_o_precordic,
133     y_o      => y_o_precordic,
134     z_o      => z_o_precordic
135 );
136
137 CORDIC_UNROLLED: entity work.cordic_unrolled(behavioral)
138 generic map(
139     N => N
140 )
141 port map(
142     rst => rst,
143     clk => clk,
144     req => req,
145     ack => ack_aux,
146     rot0_vec1 => rot0_vec1,
147
148     x_i => x_o_precordic,
149     y_i => y_o_precordic,
150     z_i => z_o_precordic,
151
152     x_ip1_o => x_o,
153     y_ip1_o => y_o,
154     z_ip1_o => z_o
155 );
156
157 end behavioral_unrolled;

```

## 2.10. Cordic - testbench

```

1  -- Nahila Lutzelschwab - TP3 - padron: 100686 - cordic testbench (rolled and unrolled)
2
3  -- Declaration of common library and use
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7  use IEEE.math_real.all;
8  use std.textio.all;
9
10 entity cordic_tb is
11 end entity cordic_tb;
12
13 architecture cordic_tb_arch of cordic_tb is
14
15     constant WORD_SIZE : natural := 17;
16     constant FILE_PATH : string := "datos.txt";
17
18     signal rst : std_logic := '1'; -- reset
19     signal clk : std_logic := '0'; -- clock
20     signal req : std_logic := '0'; --request
21     signal ack : std_logic;      --acknowledge
22     signal rot0_vec1 : std_logic := '0'; -- indicator for rotation or vectorization
23
24     signal x_file : std_logic_vector(WORD_SIZE-1 downto 0):= (others => '0');
25     signal y_file : std_logic_vector(WORD_SIZE-1 downto 0):= (others => '0');
26     signal z_file : std_logic_vector(WORD_SIZE-1 downto 0):= (others => '0');
27
28     signal x_out : std_logic_vector(WORD_SIZE-1 downto 0);

```

```

29 signal y_out : std_logic_vector(WORD_SIZE-1 downto 0);
30 signal z_out : std_logic_vector(WORD_SIZE-1 downto 0);
31
32 signal cycles : integer := 0;
33
34 file data: text open read_mode is FILE_PATH;
35
36
37 begin
38
39 clk <= not clk after 10 us;
40 -- rst <= '0', '1' after 1 ns, '0' after 20 ns;
41 rst <= '0' after 2 us;
42
43 Test_Sequence: process
44
45     variable l : line;
46     variable ch : character := ' ';
47     variable aux : integer;
48     -- variable z_file: integer;
49     -- variable ANG_RAD: real;
50
51 begin
52
53     while not(endfile(data)) loop
54         wait until rising_edge(clk);
55         cycles <= cycles + 1;
56         -- A line is read from the test values file
57         readline(data, l);
58         -- An integer is extracted from the line
59         read(l, aux);
60         -- The value of the X coordinate is loaded
61         x_file <= std_logic_vector(to_signed(aux, WORD_SIZE));
62         -- The space character is read
63         read(l, ch);
64         -- Another integer is read from the line
65         read(l, aux);
66         -- The value of the Y coordinate is loaded
67         y_file <= std_logic_vector(to_signed(aux, WORD_SIZE));
68         -- Another space character is read
69         read(l, ch);
70         -- Another integer is read
71         read(l, aux);
72         -- The value of the angle to rotate is loaded (in degrees)
73         --z_file_ := aux;
74
75         -- Operating with the angle to rotate
76         -- ANG_RAD := (real(z_file)*MATH_PI)/real(180); -- radians
77
78
79         -- The corresponding value of the angle to rotate is loaded
80         z_file <= std_logic_vector(to_signed(aux,WORD_SIZE));
81
82         -- req <= '1';
83         -- wait until rising_edge(clk);
84         -- req <= '0';
85         -- wait until ack = '1';
86         -- wait until rising_edge(clk);
87     end loop;
88
89     file_close(data); -- The file is closed
90
91     -- The simulation is aborted (end of file)
92     assert false report
93         "Fin de la simulacion" severity failure;
94
95 end process Test_Sequence;
96
97 -- DUT: entity work.cordic(behavioral_rolled)

```

```

98 DUT: entity work.cordic(behavioral_unrolled)
99 generic map(
100     N => WORD_SIZE
101 )
102 port map(
103     rst => rst,
104     clk => clk,
105     req => req,
106     ack => ack,
107     rot0_vec1 => rot0_vec1,
108
109     x_i => x_file,
110     y_i => y_file,
111     z_i => z_file,
112
113     x_o => x_out,
114     y_o => y_out,
115     z_o => z_out
116
117 );
118
119 end architecture cordic_tb_arch;
120
121

```

### 3. Simulación

A continuación se muestran los resultados de simulación donde se utilizaron como valores de prueba  $x_{in} = 0,25$ ,  $y_{in} = 0,4088592529$  y  $z_{in}(grados) = 35$ .

x_in	0,25	8192	x_out	-10028,722
y_in	0,681	22315,008	y_out	37838,978
z_in	35	25486	z_out	-0,002
			z_out(rad)	-0,114591559

Figura 7

x_in	0,25	8192	x_out	39145,415
y_in	0,681	22315,008	y_out	-1,325
z_in	35	25486	z_out	-54723,102
			z_out(rad)	-955,0983068

Figura 8

#### 3.1. Arquitectura enrollada

##### 3.1.1. Modo rotación

Name	Value	999,999 ps
> x_file[16:0]	8192	8192
> y_file[16:0]	22315	22315
> z_file[16:0]	25486	25486
> x_out[16:0]	-10028	-10028
> y_out[16:0]	37839	37839
> z_out[16:0]	0	0
cycles	17	17

Figura 9



3.1.2. Modo vectorización

Name	Value	999,999 ps
> x_file[16:0]	8192	8192
> y_file[16:0]	22315	22315
> z_file[16:0]	25486	25486
> x_out[16:0]	39144	39144
> y_out[16:0]	-1	-1
> z_out[16:0]	-54724	-54724
cycles	17	17

Figura 10

3.2. Arquitectura desenrollada

3.2.1. Modo rotación




Figura 11

3.2.2. Modo vectorización




Figura 12

3.3. Síntesis

Se realizó la síntesis sobre el dispositivo xc7a15tftg256-1 mediante el software Vivado.

3.4. Arquitectura enrollada




Figura 13

Resource	Utilization	Available	Utilization %
LUT	251	10400	2.41
FF	52	20800	0.25
IO	101	170	59.41

Figura 14

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS): inf	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: NA
Total Number of Endpoints: 157	Total Number of Endpoints: 157	Total Number of Endpoints: NA

Figura 15

### 3.5. Arquitectura desenrollada




Figura 16




Figura 17

Resource	Utilization	Available	Utilization %
LUT	1660	10400	15.96
FF	730	20800	3.51
IO	101	170	59.41

Figura 18

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS): inf	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: NA
Total Number of Endpoints: 1519	Total Number of Endpoints: 1519	Total Number of Endpoints: NA

Figura 19

## 4. Conclusión

Se puede concluir que el presente trabajo práctico permitió desarrollar el algoritmo CORDIC de manera correcta, dando los resultados de las simulaciones coincidente con los resultados dados por los calculos realizados en Excel.