

(86.41) Sistemas digitales

Trabajo práctico N.º 2

Docentes a cargo: Alvarez, Nicolás Alpago, Octavio

Integrante Padrón Correo electrónico Lützelschwab, Nahila — 100686 — nlützelschwab@fi.uba.ar

1. Introducción

El presente trabajo práctico tiene como objetivo simular, sintetizar e implementar en FPGA algunas funciones de una unidad aritmética de punto flotante aplicando el lenguaje de descripción de hardware VHDL.

2. Desarrollo

Se implementaron las funciones de multiplicación y de suma/resta teniendo en cuenta las siguientes especificaciones:

- El método de redondeo utilizado es truncamiento.
- El tamaño de los campos significando y exponente serán genéricos (NF y NE respectivamente).
- No se consideraron números denormales como así tampoco casos especiales (NaN, $\pm \infty$).
- Al no considerar denormales, el caso de todos los campos '0' mientras que el bit de signo sea '0' o '1' se consideraron como el número cero.
- Al no considerar NaN y $\pm \infty$, si el resultado excede el rango de operación entonces se aplicó saturación, es decir se devuelve a la salida el máximo (o mínimo) representable.

2.1. Multiplicador

Se implementó el siguiente circuito: La implementación en VHDL es la siguiente:

```
-- Nahila Lutzelschwab - TP2 - padron: 100686 - multiplication
2
3
     library IEEE;
     use IEEE.std_logic_1164.all;
4
     use IEEE.numeric_std.all;
5
6
     entity mul_fp is
7
         generic(
8
                 N : natural := 30;
9
10
                 NE : natural := 8
11
         );
12
         port (
13
             rst : in std_logic;
14
             clk : in std_logic;
                : in std_logic_vector(N-1 downto 0);
15
                 : in std_logic_vector(N-1 downto 0);
16
             Y
                 : out std_logic_vector(N-1 downto 0)
17
         );
18
     end mul_fp;
19
20
     architecture behavioral of mul_fp is
21
22
         -- Declaration of constants to use
23
24
         constant NF
                             : natural := N-NE-1;
25
         constant EXC
                             : natural := 2**(NE-1)-1;
         constant EXCESS
26
                             : unsigned(NE+1 downto 0) := to_unsigned(EXC, NE+2);
27
         -- Minimum and maximum exponent
28
         constant E_MIN
                             : unsigned(NE-1 downto 0) := to_unsigned(0, NE);
29
         constant E_MAX
                              : unsigned(NE-1 downto 0) := to_unsigned(2**(NE)-2, NE);
30
         -- Constants for NULL operand
31
             constant E_NULL
                                : unsigned(NE+1 downto 0) := to_unsigned(0, NE+2);
32
33
         constant F_NULL
                            : unsigned(NF-1 downto 0) := to_unsigned(0, NF);
34
         constant Z_NULL
                                         : unsigned(N-2 downto 0) := to_unsigned(0,N-1);
35
```

```
-- Declaration of signals to use
    -- Flag for NULL operand
    signal NULL_flag : std_logic := '0';
    -- Signs
              : std_logic;
    signal Sx
               : std_logic;
    signal Sy
              : std_logic;
    signal Sz
    -- Exponent
                    : unsigned(NE-1 downto 0) := (others => '0');
    signal Ex
                    : unsigned(NE-1 downto 0) := (others => '0');
    signal Ey
    -- Exponent extensions, to make the multiplication NE+1 bits are needed -> Ex, Ey NE+2 bits
    signal Ex_ext : unsigned(NE+1 downto 0) := (others => '0');
    signal Ey_ext : unsigned(NE+1 downto 0) := (others => '0');
                   : unsigned(NE-1 downto 0) := (others => '0');
    signal Ez
                   : unsigned(NE+1 downto 0) := (others => '0');
    signal Ez_p
                    : unsigned(NE+1 downto 0) := (others => '0');
    signal Ez_pp
    signal Ez_ppp : unsigned(NE+1 downto 0) := (others => '0');
    -- Mantissas
    signal Fx
                    : unsigned(NF-1 downto 0) := (others => '0');
    signal Fy
                    : unsigned(NF-1 downto 0) := (others => '0');
                    : unsigned(NF-1 downto 0) := (others => '0');
    signal Fz
                    : unsigned(NF-1 downto 0) := (others => '0');
    signal Fz_p
                    : unsigned(NF-1 downto 0) := (others => '0');
    signal Fz_pp
    signal Mx
                     : unsigned(NF downto 0) := (others => '0');
    signal My
                     : unsigned(NF downto 0) := (others => '0');
    signal Mz
                     : unsigned(2*NF+1 downto 0) := (others => '0');
begin
   -- Assigning signs, exponentials and mantissa values
   Sx \ll X(NE+NF);
   Sy \le Y(NE+NF);
   Ex <= unsigned(X(NF+NE-1 downto NF));</pre>
   Ev <= unsigned(Y(NF+NE-1 downto NF));</pre>
    Fx <= unsigned(X(NF-1 downto 0));
    Fy <= unsigned(Y(NF-1 downto 0));</pre>
    --The sign of the result will be the xor of the signs of the operands
    Sz <= Sx xor Sy;
    -- In case one of the operands is NULL
    -- the result will be the other operand
    NULL_flag \le '1' when ( (Ex = E_NULL) and (Fx = F_NULL) ) else
                 '1' when ( (Ey = E_NULL) and (Fy = F_NULL) ) else
    -- Adding two bits to Ex and Ey to make multiplication
    -- and assigning them the value of the exponent
    Ex_ext <= '0' &'0' & Ex;</pre>
    Ey_ext <= '0' &'0' & Ey;
   Ez_p <= Ex + Ey - EXCESS;</pre>
          -- Denormal numbers will not be considered
    -- Adding implicit '1' to the left of Fx and Fy
    -- ending up with Mx, My of NF+1 bits
    Mx \leftarrow 11' \& Fx;
    My \leftarrow '1' & Fy;
        -- The unsigned multiplication operator is already overloaded
    -- so it's not necessary to add another zero.
```

38

40

41

42

43

44 45

46

47

48

49

51

52

53

54

55 56 57

58 59

61

62

63

64

65

66

74

75

76

77

78

79

80

82

83 84

85

86

87

88 89

90

91

93 94

95 96

97

98

99 100

101 102

103

```
-- Mz is the multiplication of the mantissa
    -- of the operands, ending up being of 2*NF+2 bits.
    Mz \leftarrow Mx * My;
    -- The mantissa determines whether it's needed to be added
    -- a '1' or not depending on the MSB of Mz
    Ez_pp \le (Ez_p + 1) when Mz(2*NF+1) = '1' else Ez_p;
    -- Saturation of the exponent
    Ez_ppp <= E_MAX(NE-1 downto 0) when Ez_pp(NE) = '1' else
              E_MIN(NE-1 \text{ downto } 0) \text{ when } Ez_pp(NE) = '1' \text{ else}
              Ez_pp(NE-1 downto 0);
    -- Matissa rounding
    Fz_p \le Mz(2*NF downto NF+1) when Mz(2*NF+1) = '1' else
            Mz(2*NF-1 downto NF);
    -- Mantissa saturation
    Fz_p \leftarrow (others \Rightarrow '1') when Ez_pp(NE) = '1' else
             (others => '0') when Ez_pp(NE) = '1' else
            Fz_p;
    -- If one of the operands is NULL the result will be NULL
    Ez <= E_NULL when (NULL_flag = '1') else Ez_ppp;</pre>
    Fz <= E_NULL when (NULL_flag = '1') else Fz_pp;
    Z <= std_logic_vector(Sz & Z_NULL) when ( NULL_flag = '1' ) else
         std_logic_vector(Sz & Ez & Fz);
end architecture behavioral;
```

2.1.1. Simulación - Test bench

105

106

107

108 109 110

111

112

113 114

115

116

117 118

119

120

121

122 123

124

125

126

127 128 129

130

131 132

133

134 135

136 137

Se simularon todas las unidades aritméticas de forma automatizada con los archivos de prueba provistos por la cátedra.

```
-- Nahila Lutzelschwab - TP2 - padron: 100686 - multiplier Testbench
 2
     library IEEE;
     use IEEE.std_logic_1164.all;
     use IEEE.numeric_std.all;
     use std.textio.all;
     entity tb_mul_fp is
 8
 9
     end entity tb_mul_fp;
10
     architecture tb_arch of tb_mul_fp is
11
12
         constant FILE_PATH : string := "test_mul_float_30_8.txt";
13
                              : time := 20 ns; -- Periodo de reloj
         constant TCK
14
         constant WORD_SIZE : natural := 30; -- Tamaño de datos
15
                             : natural := 8; -- Tamaño del exponente
         constant EXP_SIZE
16
                              : natural := WORD_SIZE- EXP_SIZE - 1; -- Tama	ilde{A} \pm o de mantisa
         {\tt constant} \ {\tt F\_SIZE}
17
18
         signal tb_rst
                          : std_logic;
19
         signal tb_clk
                          : std_logic := '0';
20
         signal x_file
                          : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
21
         signal y_file
                          : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
         signal z_file
                          : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
24
         signal z_duv
                          : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
25
                          : integer := 0;
26
         signal ciclos
         signal errores : integer := 0;
27
28
```

```
file datos : text open read mode is FILE PATH;
begin
   tb_rst <= '0', '1' after 1 ns, '0' after 20 ns;
   tb_clk <= not(tb_clk) after TCK/2; -- Reloj
   Test_Sequence: process
        variable 1 : line;
        variable ch : character := ' ';
       variable aux : integer;
   begin
       while not(endfile(datos)) loop
            wait until rising_edge(tb_clk);
            -- Solo para debugging
            ciclos <= ciclos + 1;</pre>
            -- Se lee una linea del archivo de valores de prueba
            readline(datos, 1);
            -- Se extrae un entero de la linea
            read(1, aux);
            -- Se carga el valor del operando X
            x_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));</pre>
             - Se lee un caracter (el espacio)
            read(1, ch);
             -- Se lee otro entero de la linea
            read(1, aux);
            -- Se carga el valor del operando Y
            y_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));</pre>
             - Se lee otro caracter (el espacio)
            read(1, ch);
            -- Se lee otro entero
            read(1, aux);
            -- Se carga el valor de la salida (resultado)
            z_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));</pre>
        end loop;
        file_close(datos); -- Se cierra el archivo
        -- Se aborta la simulacion (fin del archivo)
        assert false report
            "Fin de la simulacion" severity failure;
   end process Test_Sequence;
    -- Instanciacion del DUV
   DUV: entity work.mul_fp(behavioral)
    generic map(
        N => WORD_SIZE,
       NE => EXP_SIZE
   port map(
       rst => tb_rst,
       clk => tb clk,
            => x_file,
       Y
            => y_file,
       Z
            => z_duv
   );
   verificacion: process(tb_clk)
   begin
       if rising_edge(tb_clk) then
            assert to_integer(unsigned(z_file)) = to_integer(unsigned(z_duv)) report
                "Error: Salida del DUV no coincide con referencia (salida del DUV = " &
                integer'image(to_integer(unsigned(z_duv))) &
                ", salida del archivo = " &
                integer'image(to_integer(unsigned(z_file))) & ")"
                severity warning;
```

32

33 34

35

36

37

38

39 40

41

42

44 45

46

47

48

49

50

51 52

55

56

57

58

59

60

61 62

63

65 66 67

68

69 70

71 72

73

74

75 76

77 78

79

80

81

82

83

84

86 87

88 89

90

91

92 93

94

Los resultados finales de todos los archivos simulados arrojan errores debido al diseño implementado, siendo que se tomaron algunas simplificaciones como no se consideran los casos especiales (NaN, $\pm \infty$) ni denormales. Se puede observar en la figura 1 la simulación de la multiplicación a partir del archivo "test_mul_float_30_8.txt".




Figura 1

2.1.2. Implementación

105

Se realizó la implementación sobre el dispositivo FPGA xc7a15tftg256-1 con el software Vivado, se puede observar en la figura 2 que es muy grandes.




Figura 2

2.2. Suma/resta

Se implementó el siguiente circuito:




Figura 3

La implementación de la suma/resta en VHDL es la siguiente:

```
-- Nahila Lutzelschwab - TP2 - padron: 100686 - addition/subtracion

-- Declaration of common library and use
library IEEE;
use IEEE.std_logic_1164.all;
```

```
use IEEE.numeric std.all;
entity fp_add_subtract is
    generic(N : natural := 80;
            Ne : natural := 8 -- exponent bits
   );
    port (
            -- Z = X +/- Y
        X : in std_logic_vector(N-1 downto 0);
        Y : in std_logic_vector(N-1 downto 0);
        Z : out std_logic_vector(N-1 downto 0);
        -- indicator whether it is '0' for addition or '1' for subtraction
        operation_type : in std_logic
   );
end fp_add_subtract;
architecture behavioral of fp_add_subtract is
        -- Declaration of constants to use
    constant NF
                    : natural := N-NE-1; -- mantissa bits
    constant EXC
                    : natural := 2**(NE-1)-1; -- excess
    constant EXCESS : signed(NE-1 downto 0) := to_signed(EXC, NE);
    -- minimum and maximum exponent
    constant E_MIN : signed(NE downto 0) := to_signed(0, NE+1);
    constant E_MAX : signed(NE downto 0) := to_signed(2**(NE)-2, NE+1);
    constant index_first_one
                               : natural := 0;
    -- Declaration of signals to use
    signal Ex : unsigned(NE-1 downto 0) := (others => '0');
    signal Ey : unsigned(NE-1 downto 0) := (others => '0');
    -- Exponential for Z and Z'
    signal Ez
                       : signed(NE-1 downto 0) := (others => '0');
    signal Ez_p : signed(NE downto 0) := (others => '0');
    -- subtraction Ex Ey to see if they are equal or not -> NE+1 bits -> Ex, Ey NE+1 bits
                       : unsigned(NE downto 0) := (others => '0');
    signal Ex ext
    signal Ey_ext
                        : unsigned(NE downto 0) := (others => '0');
                       : signed(NE downto 0) := (others => '0');
    signal E_diff
    signal E_diff_abs
                       : unsigned(NE downto 0) := (others => '0');
    signal Y_aux
                   : std_logic_vector(N-1 downto 0) := (others => '0');
    -- X and Y prime
    signal X_p : unsigned(N-1 downto 0) := (others => '0');
    signal Y_p : unsigned(N-1 downto 0) := (others => '0');
    signal aux : std_logic_vector(1 downto 0);
    -- Signs of X , Y and E_diff
    signal Sx
                  : std_logic;
    signal Sy
                   : std_logic;
    signal Sz
                    : std_logic;
    signal S_Ediff : std_logic;
    signal S_add
                    : std_logic;
    -- Mantissas
    signal Fx
                 : unsigned(NF-1 downto 0) := (others => '0');
                 : unsigned(NF-1 downto 0) := (others => '0');
    signal Fy
                 : unsigned(2**(NE)-1 downto 0) := (others => '0');
    signal Fz
                 : unsigned(NF downto 0) := (others => '0');
    signal Fx_p
    signal Fy_p
                 : unsigned(NF downto 0) := (others => '0');
    signal Fz_p
                 : unsigned(2**(NE)-1 downto 0) := (others => '0');
```

8

9

10

11 12

13

14

15

16 17

18

19

20 21

22

23 24 25

26 27

28 29

31

32

33

34

35

36 37

38 39

40

42 43

44

45

46

47

48

49

50

51 52

53 54

55

56

57 58

59 60

61

 $\frac{63}{64}$

65 66

67

68

69

70

71

72

```
-- Mantissas for X' and Y'
                  : unsigned(NF downto 0) := (others => '0');
    signal Mx_p
    signal My_p
                     : unsigned(NF downto 0) := (others => '0');
    -- Auxiliar mantissas
                         : unsigned(2**(NE)-1 downto 0) := (others => '0');
    signal Mx_pp
                         : unsigned(2**(NE)-1 downto 0) := (others => '0');
    signal My_pp
                         : unsigned(2**(NE) downto 0) := (others => '0');
    signal Mx_ppp
    signal My_ppp
                         : unsigned(2**(NE) downto 0) := (others => '0');
    signal addition
                         : signed(2**(NE) downto 0) := (others => '0');
                        : signed(2**(NE) downto 0) := (others => '0');
    signal addition_p
     -- Find first '1' from left to right
    function find_first_one (x_signal: std_logic_vector) return natural is
        variable index
                          : natural;
        variable one_reached : boolean := False;
    begin
        for i in x_signal'length-1 downto 0 loop
            if x_signal(i) = '1' and one_reached = False then
                 one_reached := True;
                 index := i;
            end if;
        end loop;
        if index < 0 then
            index := 0;
        end if:
        return index;
    end function;
begin
    -- In case it's subtraction (operation_type = 1) adjust Y changing sign
    --Y_{aux} \le not(Y(N-1)) & Y(N-2 \ downto \ 0) \ when \ operation_type = '1' \ else \ Y;
    -- Evaluating whether Ex is equal or different from Ey
    -- Adding a bit to Ex and Ey to make subtraction
    -- and assigning them the value of the exponent
    Ex_ext <= '0' & unsigned(X(NF+NE-1 downto NF));</pre>
    Ey_ext <= '0' & unsigned(Y_aux(NF+NE-1 downto NF));</pre>
    E_diff <= signed(Ex_ext - Ey_ext);</pre>
    E_diff_abs <= unsigned(not(E_diff)+1) when (E_diff(NE) = '1') else unsigned(E_diff);</pre>
    S_Ediff <= E_diff(NE);</pre>
    -- Assigning signs and exponential values
    Sx \ll X(NE+NF);
    Sy <= Y(NE+NF);
    Ex <= unsigned(X(NF+NE-1 downto NF));</pre>
    Ey <= unsigned(Y(NF+NE-1 downto NF));</pre>
    Fx <= unsigned(X(NF-1 downto 0));</pre>
    Fy <= unsigned(Y(NF-1 downto 0));</pre>
    -- Denormal numbers will not be considered
    -- Adding '1' to the left of Fx and Fy
    -- ending up with Mx, My of NF+1 bits
    Fx p <= '1' & Fx;
    Fy_p \le '1' \& Fy;
    -- Swapping operands in order to align only one of them
    -- (only the one with highest exponent)
    Mx_p \leftarrow Fy_p \text{ when } (E_diff(NE) = '1') \text{ else } Fx_p;
    My_p \leftarrow Fx_p \text{ when } (E_diff(NE) = '1') \text{ else } Fy_p;
```

76

80

81

82

83

84

85

86

87 88

90 91

92 93

94

95

96

97 98

100

101

102

103

104 105

106

107 108 109

111 112

113 114

115 116

117

118

119

120

121 122

123

124 125

126

127

128

129

130

131

132 133

134

135

136

137

138 139

140

141

```
-- Aligning operands
 -- /Ex/>/Ey/
 -- Shift (2**(NE)-NF-1) zeros to the right
 -- leaving E\_diff\_abs bits to the left
Mx_pp <= (Mx_p sll natural(2**(NE)-NF-1));</pre>
 -- My' has trivial alignment (leading zeros)
 My_pp <= (My_p sll to_integer(E_diff_abs));</pre>
 -- Complement
 process (operation_type, Sx, Sy, Mx_pp, My_pp)
     aux <= Sx & Sy;
     case operation_type is
       -- Addition
       when '0' =>
         case aux is
           when "00" \Rightarrow -- Mx_pp > 0, My_pp > 0
             Mx_pp <= Mx_pp;</pre>
             My_pp <= My_pp;</pre>
           when "01" \Rightarrow -- Mx_pp>0, My_pp<0
              My_pp \le (not(My_pp)+1);
           when "10" => -- Mx_p p < 0, My_p > 0
             Mx_{pp} \le (not(Mx_{pp})+1);
           when others => -- Mx_pp<0, My_p<0
             Mx_pp \le (not(Mx_pp)+1);
             My_pp \le (not(My_pp)+1);
         end case;
       -- Subtraction
       when '1' =>
         case aux is
           when "00" => -- Mx_pp > 0, My_pp > 0 -> Mx_pp + (-My_pp) -> My_pp < 0
             My_pp \le (not(My_pp)+1);
           when "01" => -- Mx_pp > 0, My_pp < 0 -> Mx_pp + -(-My_pp) -> My_pp > 0
              Mx_pp <= Mx_pp;</pre>
             My_pp <= My_pp;</pre>
            when "10" => -- Mx_pp<0, My_pp>0 -> Mx_pp+(-My_pp) -> My_pp<0
              Mx_pp \le (not(Mx_pp)+1);
             My_pp \le (not(My_pp)+1);
           when others => -- Mx_pp<0, My_pp<0 -> Mx_pp + -(-My_pp) -> My_pp>0
             Mx_pp \le (not(Mx_pp)+1);
         end case;
     end case;
  end process;
 Mx_ppp <= '0' & My_pp;</pre>
 Mx_ppp <= '0' & My_pp;</pre>
 -- Efective addition/subtraction
 addition_p <= signed(Mx_ppp + My_ppp);</pre>
 S_add <= addition_p(2**NE);</pre>
 -- Final addition/subtraction
 addition <= addition_p when S_add = '0' else (not(addition_p)+1);
 -- Find first one from left to right
```

 $\frac{146}{147}$

148

149

150 151

152

157

159

160

161

162

163

164

165 166

167

168 169

170

171

172 173

174

175

176

177 178

180 181

182 183

184

185

186

187 188

189

190 191

192

193

194

195 196

197 198

199 200

201

202 203

204

205 206

 $\frac{207}{208}$

209

```
--index_first_one := find_first_one(x_signal <= std_logic_vector(addition));
    -- Z sign
   Sz <= S_add;
    -- Z' exponent
   Ez_p <= to_signed(find_first_one(x_signal => std_logic_vector(addition)) - NF, NE+1);
    -- Saturation of the exponent
    -- If the calculated exponent is higher than the maximum
    -- Ez will saturate at E MAX, same consideration for the minimum
   Ez <= to_signed(to_integer(E_MAX), NE) when (to_integer(Ez p) > to_integer(E_MAX)) else
         to signed(to integer(E MIN), NE) when (to integer(Ezp) < to integer(E MIN)) else
         Ez_p(NE-1 downto 0);
    -- Find first one from left to right
    -- discard the first one for being implicit
    -- F_z would be NF bits to the right
   Fz_p <= unsigned(addition((index_first_one - 1) downto 0));</pre>
    -- Saturation of the mantissa
    -- If the calculated mantissa is higher than the maximum
    -- it will saturate at E_MAX, same consideration for the minimum
   Fz <= (others => '1') when ( to_integer(Ez_p) > to_integer(E_MAX) ) else
          (others => '0') when ( to_integer(Ez_p) < to_integer(E_MIN) ) else
         Fz p;
   Z <= Sz & std_logic_vector(Ez) & std_logic_vector(Fz);</pre>
end architecture behavioral;
```

2.2.1. Simulación - Test bench

 $\frac{213}{214}$

215

 $\frac{216}{217}$

218

219

220

221

222 223 224

225

226

227 228

229

230

231

 $\frac{232}{233}$

234

 $\frac{235}{236}$

237

238

239

 $\frac{240}{241}$

 $\frac{242}{243}$

 $\frac{244}{245}$

Para simular el circuito se reemplazaron los valores por otros más chicos para que los resultados sean apreciables y se realizó mediante el siguiente test bench:

```
-- Nahila Lutzelschwab - TP2 - padron: 100686 - Testbench addition/subtracion
     library IEEE;
     use IEEE.std_logic_1164.all;
     use IEEE.numeric_std.all;
     use std.textio.all;
6
     entity tb_fp_add_subtract is
     end entity tb_fp_add_subtract;
8
10
     architecture tb_arch of tb_fp_add_subtract is
11
         constant FILE_PATH : string := "test_sum_float_30_8.txt";
12
                             : time := 20 ns; -- Periodo de reloj
13
         constant TCK
         constant WORD_SIZE : natural := 30; -- Tamaño de datos
14
                            : natural := 8; -- Tamaño del exponente
         constant EXP_SIZE
15
                             : natural := WORD_SIZE- EXP_SIZE - 1; -- Tamaño de mantisa
16
         constant F_SIZE
17
18
         signal tb_rst
                                   : std_logic;
19
         signal tb_clk
                                          : std_logic := '0';
20
         signal operation_type_tb : std_logic := '0';
21
         signal x_file
                             : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
24
         signal y_file
                             : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
25
         signal z_file
                             : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
                             : std_logic_vector(WORD_SIZE-1 downto 0) := (others => '0');
26
         signal z_dut
27
         signal ciclos
                       : integer := 0;
```

```
signal errores : integer := 0;
   file datos : text open read_mode is FILE_PATH;
begin
   tb_rst <= '0', '1' after 1 ns, '0' after 20 ns;
   tb_clk <= not(tb_clk) after TCK/2; -- Reloj
   Test_Sequence: process
        variable 1 : line:
       variable ch : character := ' ';
       variable aux : integer;
   begin
        while not(endfile(datos)) loop
            wait until rising_edge(tb_clk);
            -- Solo para debugging
            ciclos <= ciclos + 1;
            -- Se lee una linea del archivo de valores de prueba
           readline(datos, 1);
            -- Se extrae un entero de la linea
           read(1, aux);
            -- Se carga el valor del operando X
            x_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));</pre>
              Se lee un caracter (el espacio)
            read(1, ch);
            -- Se lee otro entero de la linea
            read(1, aux);
            -- Se carga el valor del operando Y
            y_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));</pre>
            -- Se lee otro caracter (el espacio)
            read(1, ch);
            -- Se lee otro entero
            read(1, aux);
            -- Se carga el valor de la salida (resultado)
            z_file <= std_logic_vector(to_unsigned(aux, WORD_SIZE));</pre>
        end loop;
        file_close(datos); -- Se cierra el archivo
        -- Se aborta la simulacion (fin del archivo)
        assert false report
            "Fin de la simulacion" severity failure;
    end process Test_Sequence;
    -- Instanciacion del DUT
   DUT: entity work.fp_add_subtract(behavioral)
    generic map(
        N => WORD_SIZE,
       NE => EXP_SIZE
   port map(
                        => tb_rst,
       rst
                        => tb_clk,
       clk
       Х
                        => x_file,
       Y
                        => y_file,
       Z
                        => z_dut,
        operation_type => operation_type_tb
   ):
   verificacion: process(tb_clk)
   begin
       if rising_edge(tb_clk) then
            assert to_integer(unsigned(z_file)) = to_integer(unsigned(z_dut)) report
                "Error: Salida del DUT no coincide con referencia (salida del DUT = " &
                integer'image(to_integer(unsigned(z_dut))) &
                ", salida del archivo = " &
```

31 32

33

34

35 36

37

38

39 40

41

42

44 45

46

47

48

49

50

51 52

55

56

57

58

59

60

61

62

63

65 66

67 68

69

70

71 72

73

75 76

77

78

79 80

81

82

83

84

86 87

88

89 90

91

92

93

```
integer'image(to_integer(unsigned(z_file))) & ")"
    severity warning;

if to_integer(unsigned(z_file)) /= to_integer(unsigned(z_dut)) then
    errores <= errores + 1;
    end if;
    end if;
    end process;

end architecture tb_arch;</pre>
```

A diferencia del multiplicador, los resultados de las diferentes simulaciones son prácticamente nulas. Se puede observar en las figuras 4, 5 la simulación de la suma y la resta a partir del archivo "test_mul_float_30_8.txt"




Figura 4: Suma




Figura 5: Resta

2.2.2. Implementación

Se realizó la implementación sobre el dispositivo FPGA xc7a15tftg256-1 con el software Vivado. Se puede observar en la figura 6 que dicha implementación es bastante grande.




Figura 6

3. Conclusión

Se puede concluir que el presente trabajo práctico permitió entender el funcionamiento de una unidad de punto flotante de forma combinacional. A su vez, Vivado que permitió realizar su implementación sobre un dispositivo FPGA específico.