{"payload":{"header_redesign_enabled":false,"results":[{"id":"497001084","archived":false,"color":"#555555","followers":0,"has_funding_file":false,"hl_name":"nahshalManir/Xilinx_ISE_VHDL","hl_trunc_description":"Design and synthesis of basic circuits in VHDL using Xilinx ISE","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":497001084,"name":"Xilinx_ISE_VHDL","owner_id":78715924,"owner_login":"nahshalManir","updated_at":"2022-05-27T13:10:07.829Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","ise","circuit-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AnahshalManir%252FXilinx_ISE_VHDL%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/nahshalManir/Xilinx_ISE_VHDL/star":{"post":"zn1FsFSVgj-MyGl6Jkldlc3sYR-KWLLCDSjfZI6BgbBAwnn-gDf5Zu3GcXEKOMrkdr9c1IZMJIMu4JReNmepgg"},"/nahshalManir/Xilinx_ISE_VHDL/unstar":{"post":"vDRY072nD7YOUcJOWp4F1HOhaQyCCbgjSCKI-sEgpffh_sUaxUY2YPh5aPPelpn3eXOxmtmvL1Sjl5boCGEEcQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Dd6xjGjsZKuBiY7bblIrMXcFOXbYfpCuVc9SAkftf8iyLGe56zcaPpcRPRWun7LRjF4IQMu8waI0rbWHsQlapQ"}}},"title":"Repository search results"}