EE348 Homework 1

 ${\bf Nail~Tosun~-~2094563}$ Electric and Electronic Engineering Department, METU

 $\begin{array}{c} 2018 \\ \mathrm{April} \end{array}$

Question 1

Part a




Figure 1: Logic diagram of the circuit

Part b

Present State		In	Input		Next State	
Α	В	x	у	Α	В	Z
0	0	0	0	0	0	0
0	0	0	1	1	0	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	0	1	1	0	0
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	0	1	1
1	0	0	1	1	1	1
1	0	1	0	0	0	1
1	0	1	1	0	0	1
1	1	0	0	0	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

Figure 2: State Table

Part c

Question 2

Part a

Present State		Input	Next	State	output
Α	В	X	Α	В	z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	1	1	0	0
1	0	0	0	0	1
1	1	1	1	0	0
1	1	0	0	0	1

Figure 3: State table of the logic circuit

Part b

States	Output
00	0
00	0
01	1
00	0
01	0
11	1
00	0
01	0
11	0
10	1
00	0
01	0
11	0
10	0
10	1
00	

Figure 4: States and output of the logic circuit

Question 3

$$A(n+1) = (A+B) \oplus A = A'B$$

$$B(n+1) = (A'+B) \oplus B = A'B'$$

Present	Next
State	State
00	01
01	10
10	00
11	00

Figure 5: State table of the logic circuit

When we look at the state diagram i saw that circuit is 0 to 2 counter.

Question 4




Figure 6: Design of 2's complementer

Calculations are in appendix.

Question 5

Present State			Input	Input		Next State	
Α	В	С	×	Α	В	С	у
0	0	0	0	0	1	1	0
0	0	0	1	1	0	0	1
0	0	1	0	0	0	0	0
0	0	1	1	1	0	0	1
0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	1	0	1
1	0	0	0	0	1	0	0
1	0	0	1	0	1	1	0
1	0	1	0	х	x	x	х
1	0	1	1	х	x	x	х
1	1	0	0	х	x	x	х
1	1	0	1	х	x	x	х
1	1	1	0	х	x	x	х
1	1	1	1	х	x	x	x

Figure 7: State table of the state diagram