

# Error Correction &

## Detection

→ Data can be corrupted during transmission. For reliable communication errors must be detected and corrected.

→ Error Correction & Detection are either implemented at data link layer or transport layer of OSI model.

### Types of Error


Single bit  
Error

→ only 1 bit <sup>0</sup> in the data unit is changed.

Burst  
Error



→ two or more bits in the data unit has changed.

## Single bit error




## Burst Error

Sent



## Error Detection

→ Error Detection uses the concept of redundancy, which means adding extra bits for detecting error at destination




There are basically four types of redundancy checks. They are: -

1. VRC (Vertical Redundancy Check)
2. LRC (Longitudinal Redundancy Check)
3. CRC (Cyclical Redundancy Check)

### Vertical Redundancy Check (VRC)

→ It is also known as parity check.  
→ It is least expensive mechanism for error detection.

→ In this technique the redundant bit also called as parity bit is appended to every data unit so that total no. of 1s in the unit becomes 1.  
(including Parity bit)




1110110 1101111

1110010

- After adding parity bit.

11101101 11011110

11100100



### Advantages

1. VRC can detect all single bit errors.
2. It can detect burst error if total no. of errors in each data unit is odd.



eg

original data

1100111

Sent →

11001111

→ Received →

10111111

odd bits are  
changed

odd no of bits  
changed so total  
is now (7)  
which is odd no.

So Receiver will detect that some bits  
are changed or there is error.

original Data →

11001111

→ Received →

11100111

even bits  
are changed

even no. of bits  
are changed so  
total is (6)  
which is even no.


So receiver will not identify that  
there is an error.

Disadvantage :- VRC can not detect error where total no. of bits changed is even.

Longitudinal Redundancy Check  $\rightarrow$  (LRC)

In this method a block of bits is organized in tables (rows and columns), calculate the parity bit for each column. and the set of this parity bit is also sent with original data.

11100111 11011101 00111001 10101001



LRC — 10101010

Sent →

11100111 11011101 00111001 10101001 10101010

Original data plus LRC.



## Advantages -

An LRC of  $n$  bits can easily detect burst error of  $n$  bits.

10101001, 00111001, 11011101, 11100111, 10101010  
LRC

10100011 10001001 11011101 11100111 10101010



1	0	1	0	0	0	1	1
1	0	0	0	1	0	0	1
1	1	0	1	1	1	0	1
1	1	1	0	0	1	1	1
1	0	1	0	1	0	1	0
<hr/>							
1	0	1	1	1	0	1	0

→ 5 no of 1's

Disadvantage : If two bits in one data unit are damaged and two bits in extremely same position in another data unit are damaged, then LRC checker will not detect the errors.

eg Original data →

1010 1010, 1010 1001, 0011 1001, 1101 1101, 1110 0111

LRC

Data Received →

1010 1010, 1010 0011, 0011 1001, 1101 1101, 1110 0111

LRC


1	0	1	0	0	0	1	1
0	0	1	1	0	0	0	1
1	1	0	1	1	1	0	1
1	1	1	0	0	1	1	1

1010 1010

→ Same LRC  
as original

# Cyclic Redundancy Check (CRC)

## CRC generator & checker



Divisor  $\rightarrow$

A polynomial is —

$$\begin{array}{ccccccc} x^7 & + & x^5 & + & x^2 & + & x + 1 \\ \downarrow & & \downarrow & & \downarrow & & \downarrow \\ \boxed{1} & 0 & 1 & 0 & 0 & 1 & 1 & 1 \end{array}$$

so the divisor's  $\rightarrow 10100111$

→ CRC generator at sender end

$$\begin{array}{r} \begin{array}{cccccc} 1 & 1 & 1 & 1 & 0 & 1 \end{array} \\ 1101 \overline{) 1001000 \text{ } 0000} \\ \underline{1101} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ 01000 \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ \underline{1101} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ 01010 \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ \underline{1101} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ 01110 \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ \underline{1101} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ 00110 \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ \underline{0000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ 01000 \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ \underline{1101} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \phantom{000} \\ 0001 \end{array} \quad \begin{array}{c} \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \end{array} \quad \begin{array}{c} \phantom{0000} \\ \phantom{0000} \\ \phantom{0000} \\ \phantom{0000} \\ \phantom{0000} \\ \phantom{0000} \\ \phantom{0000} \\ \phantom{0000} \end{array}$$

ERC



→ CRC checker at receiver end

$$\begin{array}{r} \begin{array}{c} 11110 \\ \hline \end{array} \begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 0 \end{array} / \\ 1101 \overline{) 100100001} \\ \underline{1101} \downarrow \\ 01000 \downarrow \\ \underline{1101} \downarrow \\ 01010 \downarrow \\ \underline{1101} \downarrow \\ 01110 \downarrow \\ \underline{1101} \downarrow \\ 00110 \downarrow \\ \underline{0000} \downarrow \\ 01101 \\ \underline{1101} \\ 00000 \end{array}$$

Accepted.

## CRC SUM

For Error Detection by checksums,

data is divided into fixed sized frames or segments.

1) Sender's End → The sender add the segments using 1's complement arithmetic to get the sum. It then complements the sum to get checksum and sends it along with the data frames.

2) Receiver's End → The receiver add the incoming segments along with the checksum using 1's complement arithmetic to get the sum and then complements it.

If the result is zero; the received frames are accepted: otherwise they are discarded.

## CRC SUM

For Error Detection by checksums,

data is divided into fixed sized frames or segments.

1) Sender's End → The sender add the segments using 1's complement arithmetic to get the sum. It then complements the sum to get checksum and sends it along with the data frames.

2) Receiver's End → The receiver add the incoming segments along with the checksum using 1's complement arithmetic to get the sum and then complements it.

If the result is zero; the received frames are accepted: otherwise they are discarded.

Eg 11001100, 10101010, 1111 0000, 11000011

Senders End

Receiver's End

Frame 1: 11001100

Frame 2: 10101010

101110110  
+ 1

01110111

Frame 3: 11110000

011100111  
+ 1

011101000

Frame 4: 11000011

Checksum:

00101011  
+ 1

Sum: 00101100

Checksum:

11010011

Frame 1: 11001100

Frame 2: 10101010

01110110  
+ 1

01110111

Frame 3: 11110000

011100111  
+ 1

011101000

Frame 4: 11000011

00101011  
+ 1

Sum: 00101100

Checksum:

11010011

+ 11111111

Complet 00000000



Hence the frames are accepted as the complement is 0.

## Error Correction

- ① Single bit Error Correction
- ② Burst Error Correction

Hamming Code: - for single bit error correction. It is a technique developed by R.W. Hamming.

This technique uses the relationship b/w data and redundancy bits.

Ex:

- 1) A 7 bit ASCII code requires 4 Redundancy bits that can be added to the end of the data unit or in b/w the original bits.
- 2) These bits are placed in positions 1, 2, 4, 8. We refer to these bits as  $r_1, r_2, r_4, r_8$





Data

11	10	9	8	7	6	5	4	3	2	1
1	0	0		1	1	0		1		

Adding 01

1	0	0		1	1	0			1	1
---	---	---	--	---	---	---	--	--	---	---

Adding 02

11	10	9	8	7	6	5	4	3	2	1
1	0	0		1	1	0		1	0	1

Adding 04

11	10	9	8	7	6	5	4	3	2	1
1	0	0		1	1	0	0	1	0	1

Adding 08





11	10	9	8	7	6	5	4	3	2	1
1	0	0	1	1	1	0	0	1	0	1

Code:

10011100101

1 0 0 1 ~~1~~ 1 0 0 1 0 1 → sent

1 0 0 1 0 1 0 0 1 0 1 → received



7<sup>th</sup> position  
is cross



0 1 1 1