

這次報告將會先展示模擬成果，最後再討論各項 module 程式碼內容


Part1: R-Format

```


1 module IM(
2     input [31:0] Addr_in, //the value is the address of running instruction
3     output reg [31:0] Instruction //run instruction
4 );
5     reg [31:0] Instr[99:0]; //Creat 100 Instruction address each is 32-bit
6
7
8 always@(Addr_in)begin
9     Instruction=Instr[Addr_in/4]; //the address of instruction is 4times
10 end
11
12 initial begin
13     Instr[0]=32'b010100_01000_01001_01000_00000_010101; //add $t0, $t0, $t1
14     Instr[1]=32'b010100_01010_01100_01001_00000_010110; //sub $t1, $t2, $t4
15     Instr[2]=32'b010100_01101_00000_01100_00001_010111; //srl $t4, $t5, 1
16     Instr[3]=32'b010100_01111_00000_01110_00100_011000; //sll $t6, $t7, 4
17     Instr[4]=32'b010100_01001_01010_01011_00000_011001; //xor $t3, $t1, $t2
18     Instr[5]=32'b010100_01010_01100_01101_00000_011010; //and $t5, $t4, $t2
19
20     Instr[6]=32'b101011_01111_01000_000000000000010; //sw $t0, 2($t7)
21     Instr[7]=32'b100011_01111_10001_000000000000010; //lw $s1, 2($t7)
22     Instr[8]=32'b100011_01111_10010_000000000000010; //lw $s2, 4($t7)
23     Instr[9]=32'b101011_01010_01000_000000000000010; //sw $t0, 2($t2)
24     Instr[10]=32'b101011_01001_10011_000000000000010; //sw $s3, 4($t1)
25     Instr[11]=32'b001000_10011_10100_0000000001101111; //addi $s4, $s3, 111
26     Instr[12]=32'b001000_10101_10110_0000000000011011; //addi $s6, $s5, 27
27     Instr[13]=32'b001001_10110_10001_0000000000001001; //subi $s1, $s6, 9
28     Instr[14]=32'b001001_10001_10111_000000000000101; //subi $s7, $s1, 5

```


1. Instr[0] => \$t0(\$8) = 496 = \$t0(317) + \$t1(179)




2. Instr[1] \Rightarrow \$t1(\$9)=24=\$t2(101)-\$t4(77)




3. Instr[2] \Rightarrow \$t4(\$12)=160=\$t5(320)/2




4. Instr[3] \Rightarrow \$t6(\$14)=160=\$t7(10)*16



5. Instr[4] \Rightarrow \$t3(\$11)=125(01111101)=\$t1(00011000)XOR\$t2(01100101)



6. Instr[5]=>\$t5(\$13)=32(00100000)=\$t4(10100000)AND\$t2(01100101)




Part2: I-Format

```


5      reg [31:0]Instr[99:0]; //Creat 100 Instruction address each is 32-bit
6
7
8  always@(Addr_in)begin
9      Instruction=Instr[Addr_in/4]; //the address of instruction is 4times
10 end
11
12 initial begin
13     Instr[0]=32'b010100_01000_01001_01000_00000_010101; //add $t0, $t0, $t1
14     Instr[1]=32'b010100_01010_01100_01001_00000_010110; //sub $t1, $t2, $t4
15     Instr[2]=32'b010100_01101_00000_01100_00001_010111; //srl $t4, $t5, 1
16     Instr[3]=32'b010100_01111_00000_01110_00100_011000; //sll $t6, $t7, 4
17     Instr[4]=32'b010100_01001_01010_01011_00000_011001; //xor $t3, $t1, $t2
18     Instr[5]=32'b010100_01010_01100_01101_00000_011010; //and $t5, $t4, $t2
19
20     Instr[6]=32'b101011_01111_01000_0000000000000010; //sw $t0, 2($t7)
21     Instr[7]=32'b100011_01111_10001_0000000000000010; //lw $s1, 2($t7)
22     Instr[8]=32'b100011_01111_10010_0000000000000010; //lw $s2, 4($t7)
23     Instr[9]=32'b101011_01010_01000_0000000000000010; //sw $t0, 2($t2)
24     Instr[10]=32'b101011_01001_10011_0000000000000010; //sw $s3, 4($t1)
25     Instr[11]=32'b001000_10011_10100_0000000001101111; //addi $s4, $s3, 111
26     Instr[12]=32'b001000_10101_10110_0000000000011011; //addi $s6, $s5, 27
27     Instr[13]=32'b001001_10110_10001_0000000000001001; //subi $s1, $s6, 9
28     Instr[14]=32'b001001_10001_10111_0000000000000101; //subi $s7, $s1, 5
29
30     Instr[15]=32'b000100_11000_11001_0000000000000010; //beq $t8, $t9, 4
31     Instr[16]=32'b000100_01100_11000_0000000000000001; //beq $t4, $t8, 1
32     Instr[17]=32'b000100_10011_10101_0000000000000010; //beq $s3, $s5, 4
33     Instr[18]=32'b000100_01100_01110_0000000000000001; //beq $t4, $t6, 1

```


1. Instr[6] => {Memdata[12], Memdata[13], Memdata[14], Memdata[15]}
 = {8'd0, 8'd0, 8'b00000001, 8'b11110000} (496)




2.Instr[7]=>\$s1(\$17)={Memdata[12],Memdata[13],Memdata[14],Memdata[15]}




3.Instr[8]=> \$s2(\$18)={Memdata[14],Memdata[15],Memdata[16],Memdata[17]}




4.Instr[9]=> {Memdata[103],Memdata[104],Memdata[105],Memdata[106]}
 ={8'd0,8'd0,8'b00000001,8'b11110000}(496)




5.Instr[10]=> {Memdata[28],Memdata[29],Memdata[30],Memdata[31]}
 ={8'd0,8'd0,8'd0,8'b00010011}(19)




6.Instr[11]=>\$s4(\$20)=130=\$s3(19)+111




7.Instr[12]=>\$s6(\$22)=40=\$s5(13)+27



8. Instr[13]=>\$s1(\$17)=31=\$s6(40)-9



9. Instr[14]=>\$s7(\$23)=26=\$s1(31)-5




Part3:Beq&Jump

```

8  always@(Addr_in)begin
9      Instruction=Instr[Addr_in/4]; //the address of instruction is 4times
10 end
11
12 initial begin
13     Instr[0]=32'b010100_01000_01001_01000_00000_010101; //add $t0, $t0, $t1
14     Instr[1]=32'b010100_01010_01100_01001_00000_010110; //sub $t1, $t2, $t4
15     Instr[2]=32'b010100_01101_00000_01100_00001_010111; //srl $t4, $t5, 1
16     Instr[3]=32'b010100_01111_00000_01110_00100_011000; //sll $t6, $t7, 4
17     Instr[4]=32'b010100_01001_01010_01011_00000_011001; //xor $t3, $t1, $t2
18     Instr[5]=32'b010100_01010_01100_01101_00000_011010; //and $t5, $t4, $t2
19
20     Instr[6]=32'b101011_01111_01000_0000000000000010; //sw $t0, 2($t7)
21     Instr[7]=32'b100011_01111_10001_0000000000000010; //lw $s1, 2($t7)
22     Instr[8]=32'b100011_01111_10010_0000000000000010; //lw $s2, 4($t7)
23     Instr[9]=32'b101011_01010_01000_0000000000000010; //sw $t0, 2($t2)
24     Instr[10]=32'b101011_01001_10011_0000000000000010; //sw $s3, 4($t1)
25     Instr[11]=32'b001000_10011_10100_0000000001101111; //addi $s4, $s3, 111
26     Instr[12]=32'b001000_10101_10110_0000000000011011; //addi $s6, $s5, 27
27     Instr[13]=32'b001001_10110_10001_0000000000001001; //subi $s1, $s6, 9
28     Instr[14]=32'b001001_10001_10111_0000000000000101; //subi $s7, $s1, 5
29
30     Instr[15]=32'b000100_11000_11001_0000000000000100; //beq $t8, $t9, 4
31     Instr[16]=32'b000100_01100_11000_0000000000000001; //beq $t4, $t8, 1
32     Instr[17]=32'b000100_10011_10101_0000000000000100; //beq $s3, $s5, 4
33     Instr[18]=32'b000100_01100_01110_0000000000000001; //beq $t4, $t6, 1
34     Instr[19]=32'b000010_00000000000000000001111101; //j 125
35     Instr[20]=32'b000010_0000000000000000000010000; //j 16
36

```




Part3: Bonus

```

42 Instr[0]=32'b001000_00000_01000_0000000110111100;//addi $t0, $zero, 444
43 Instr[1]=32'b001000_00000_01001_0000001000101011;//addi $t1, $zero, 555
44 Instr[2]=32'b001000_01000_01000_0000000011011110;//addi $t0, $t0, 222
45 Instr[3]=32'b001001_01001_01001_0000000001101111;//subi $t1, $t1, 111
46 Instr[4]=32'b010100_01001_01000_01011_00000_011011;//slt $t3, $t1, $t0
47 Instr[5]=32'b000100_00000_01011_0000000000000010;//beq $zero, $t3, 2
48 Instr[6]=32'b001000_00000_01010_0000001010011010;//addi $t2, $zero, 666
49 Instr[7]=32'b000010_0000000000000000000000001001;//j 9
50 Instr[8]=32'b001000_00000_01010_0000001100001001;//addi $t2, $zero, 777
51 Instr[9]=32'b000010_0000000000000000000000000000;//j 0

```



Number1=\$8 Number2=\$9 Number3=\$10

先將值丟進暫存器

在依照題目做加減

之後到了 if 比較的地方

我是利用指令 `slt+beq` 來完成這部分

slt 會比較 Source1 有沒有小於 Source2

如果有他會將 Result 設為 1

之後利用 `beq` 去做比較

就可以完成這部分程式

比較完後會跳回重新執行一次

Module 程式碼

a. Adder

```
1 module Adder(  
2     input [31:0] data1, //Number1  
3     input [31:0] data2, //Number2  
4     output [31:0] data_o //Result  
5 );  
6  
7 assign data_o=data1+data2; //Function  
8  
9 endmodule
```

這部分非常簡單，因為只是要做一個簡單的加法器，可以使用 Verilog 提供的方式寫會簡單很多(assign 加法)

b. ALU

```
1 module ALU(  
2     input [31:0] Source1, //Register1 input  
3     input [31:0] Source2, //Register2 input  
4     input [5:0] operation, //Operation code  
5     input [4:0] shamt, //Shift amount  
6     output reg [31:0] result, //Result output  
7     output zero, //Zero flag  
8     output reg carry //Carry flag  
9 );  
10  
11 assign zero=(result==0)?1:0; //If the result is zero, the zero flag is 1  
12  
13 always@(Source1 or Source2 or operation or shamt) begin  
14     case(operation[5:0]) //Identify function code  
15         6'd27: {carry, result} <= Source1 + Source2; //Function ADD  
16         6'd28: result <= Source1 - Source2; //Function SUB  
17         6'd29: result <= Source1 >> shamt; //Function SRL  
18         6'd30: result <= Source1 << shamt; //Function SLL  
19         6'd31: result <= Source1 ^ Source2; //Function XOR  
20         6'd32: result <= Source1 & Source2; //Function AND  
21         6'd33: result <= (Source1 < Source2) ? 32'd1 : 32'd0; //Function slt  
22         default: result <= result; //If function code no match, maintain the result  
23     endcase  
24 end  
25  
26 initial begin //initial value  
27     result = 32'd0;  
28     carry = 0;  
29 end
```

這部分跟上一次的大同小異，只有多出了 slt 這個運算而已，而這個運算方式也很簡單，只要比較 Source1 有沒有小於 Source2，只要有小於 Result 寫入 1，沒有的話寫入 0，因為等等要跟 \$zero 做比較，所以只要寫入非 0 的數都可以做比較

c. ALUctrl

```

1 module ALUctrl(
2     input [5:0] funct, //the instruction last 6 bits
3     input [2:0] ALUOp, //the signal from controller
4     output reg [5:0] operation //the signal to the ALU operation
5 );
6
7 always@(funct or ALUOp)begin
8     case(ALUOp) //identify the signal of controller is what type
9         3'b010:begin //R-Type
10             case(funct)
11                 6'd21:operation=6'd27; //ADD
12                 6'd22:operation=6'd28; //SUB
13                 6'd23:operation=6'd29; //SRL
14                 6'd24:operation=6'd30; //SLL
15                 6'd25:operation=6'd31; //XOR
16                 6'd26:operation=6'd32; //AND
17                 6'd27:operation=6'd33; //SLT
18             endcase
19         end
20         3'b000:operation=6'd27; //Type of LW SW addi
21         3'b001:operation=6'd28; //Type of subi
22         3'b101:operation=6'd28; //type of beq
23     endcase
24 end
25 initial begin //initial value
26     operation=6'd0;
27 end
28 endmodule

```

這部分因為要先判斷 Control 給的訊號去做判斷我要讓 ALU 收到甚麼 Operation，而如果輸入 R-type 這個種類的判斷訊號，我就要再判斷 funct 這個訊號代表哪個 operation

d. Control

```

1 module Control(
2     input [5:0] Op, //the instruction first 6bits
3     output reg [2:0] ALUOp, //the signal for ALUctrl
4     output reg RegDst, //the signal for RD_address
5     output reg MemRead, //the signal for memory read or not
6     output reg MemtoReg, //the signal for which data(ALU result or memory data) is write data in RF
7     output reg MemWrite, //the signal for memory write or not
8     output reg ALUSrc, //the signal for confirm ALU source2
9     output reg RegWrite, //the signal for register write or not
10    output reg Jump, //the signal for jump or not
11    output reg Branch, //the signal for branch or not
12 );
13 always@(Op)begin
14     ALUOp=3'd0;
15     RegDst=0;
16     MemRead=0;
17     MemWrite=0;
18     ALUSrc=0;
19     RegWrite=0;
20     Jump=0;
21     Branch=0;
22     case(Op)
23         6'd2: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch)=11'b000_0_0_0_0_0_0_1_0; //setting of Jump
24         6'd4: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch)=11'b101_0_0_0_0_0_0_0_1; //setting of branch
25         6'd8: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch)=11'b000_0_0_0_0_1_1_0_0; //setting of addi
26         6'd9: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch)=11'b001_0_0_0_0_1_1_0_0; //setting of subi
27         6'd20: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch)=11'b010_1_0_0_0_0_1_0_0; //setting of R-type
28         6'd35: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch)=11'b000_0_1_1_0_1_1_0_0; //setting of LW
29         6'd43: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch)=11'b000_0_0_0_1_1_0_0_0; //setting of SW
30     endcase
31 end
32
33 initial begin //initial value
34     ALUOp=3'd0;
35     RegDst=0;
36     MemRead=0;
37     MemWrite=0;
38     ALUSrc=0;
39     RegWrite=0;
40     Jump=0;
41     Branch=0;
42 end
43 endmodule

```

這個部分只要依照 datapath 去控制訊號就可以，因此如果有上課照著處理就好

e.DM

```

1 module DM(
2     input clk,//Clock
3     input [31:0] Address,//Memory address
4     input [31:0] data,//Memory data by address
5     input MemRead,//Control output data
6     input MemWrite,//Control input data
7     output reg [31:0] DM_data//output data
8 );
9
10     integer i;//For initial
11     reg[7:0]Memdata[127:0];//Creat 128 memory address each address is 8-bit
12
13     always@(posedge clk)begin//Read out data
14         if(MemRead) DM_data <= {Memdata[Address], Memdata[Address+1], Memdata[Address+2], Memdata[Address+3]};
15     end
16     always@(negedge clk)begin//Write in data
17         if(MemWrite) {Memdata[Address], Memdata[Address+1], Memdata[Address+2], Memdata[Address+3]} <= data;
18     end
19
20     initial begin//initial value
21         DM_data=32'd0;
22         for(i=0;i<=127;i=i+1)begin
23             Memdata[i] = 8'b0;
24         end
25     end
26 endmodule

```

這部分是 data memory，難易程度跟等等的 RF 差不多，因為要考慮到寫入讀出的時機還有觸發條件，但其實也不難只要搞清楚觸發時機跟 data 是否準備好這些就可以寫出來

f.IM

```

1 module IM(
2     input [31:0] Addr_in,//the value is the address of running instruction
3     output reg [31:0] Instruction//run instruction
4 );
5
6     integer i;
7     reg [31:0]Instr[199:0];//Creat 200 Instruction address each is 32-bit
8
9     always@(Addr_in)begin
10         Instruction=Instr[Addr_in/4];//the address of instruction is 4times
11     end
12
13     initial begin
14         for(i=0;i<200;i=i+1)begin
15             Instr[i]=32'd0;
16         end
17
18         Instr[0]=32'b010100_01000_01001_01000_00000_010101;//add $t0, $t0, $t1
19         Instr[1]=32'b010100_01010_01100_01001_00000_010110;//sub $t1, $t2, $t4
20         Instr[2]=32'b010100_01101_00000_01100_00001_010111;//srl $t4, $t5, 1
21         Instr[3]=32'b010100_01111_00000_01110_00100_011000;//sll $t6, $t7, 4
22         Instr[4]=32'b010100_01001_01010_01011_00000_011001;//xor $t3, $t1, $t2
23         Instr[5]=32'b010100_01010_01100_01101_00000_011010;//and $t5, $t4, $t2
24
25         Instr[6]=32'b101011_01111_01000_0000000000000010;//sw $t0, 2($t7)
26         Instr[7]=32'b100011_01111_10001_0000000000000010;//lw $s1, 2($t7)
27         Instr[8]=32'b100011_01111_10010_0000000000000100;//lw $s2, 4($t7)
28         Instr[9]=32'b101011_01010_01000_0000000000000010;//sw $t0, 2($t2)
29         Instr[10]=32'b101011_01001_10011_0000000000000100;//sw $s3, 4($t1)
30         Instr[11]=32'b001000_10011_10100_0000000001101111;//addi $s4, $s3, 111
31         Instr[12]=32'b001000_10101_10110_0000000000011011;//addi $s6, $s5, 27
32         Instr[13]=32'b001001_10110_10001_0000000000001001;//subi $s1, $s6, 9
33         Instr[14]=32'b001001_10001_10111_0000000000001011;//subi $s7, $s1, 5
34     end
35 endmodule

```

這部分就是將 Instruction 寫入的地方，因為是利用 Addr_in 去跑 Instruction，所以要除以 4 才能表示是要執行第幾個 Instruction

g.MUX5b

```
1 module MUX5b(  
2     input [4:0] data1, //value1  
3     input [4:0] data2, //value2  
4     input select, //control  
5     output [4:0] data_o //output  
6 );  
7 assign data_o=(select)?data1:data2; //if select is 1,output is data1.if select is 0,output is data2.  
8  
9  
10 endmodule
```

5-bit 的多工器只要利用 assign 的方式然後去判斷選擇線調整輸出即可

h.MUX32b

```
1 module MUX32b(  
2     input [31:0] data1, //value1  
3     input [31:0] data2, //value2  
4     input select, //control  
5     output [31:0] data_o //output  
6 );  
7 assign data_o=(select)? data1:data2; //if select is 1,output is data1.if select is 0,output is data2.  
8  
9  
10 endmodule
```

32-bit 的多工器也是只要利用 assign 的方式然後去判斷選擇線調整輸出即可

i.RF

```
1 module RF(  
2     input clk, //Clock  
3     input RegWrite, //The signal of write in register or not  
4     input [4:0] RS_Address, //The address of register1  
5     input [4:0] RT_Address, //The address of register2  
6     input [4:0] RD_Address, //The address of register write in  
7     output reg [31:0] RSdata, //The data of register1  
8     output reg [31:0] RTdata, //The data of register2  
9     input [31:0] RDdata //The data of register write in  
10 );  
11  
12 reg [31:0] register[31:0]; //Creat 32 registers  
13  
14 always@(RS_Address or RT_Address)begin  
15     RSdata<=register[RS_Address]; //Read the data of register1 at the address1  
16     RTdata<=register[RT_Address]; //Read the data of register2 at the address2  
17 end  
18 always@(negedge clk)begin  
19     if(RegWrite) register[RD_Address]=RDdata; //Write data in the register at the address  
20 end  
21  
22 initial begin //initial RF  
23     register [0]= 32'd0;  
24     register [1]= 32'd11;  
25     register [2]= 32'd370;  
26     register [3]= 32'd183;  
27     register [4]= 32'd91;  
28     ...  
29 end
```

Register File 跟剛剛的 Data Memory 一樣困難，因為要考慮寫入讀出的問題，但其實跟 DM 一樣只要仔細想好 latch 的問題就不會有太大的困難點

j.SE

```
1 module SE(  
2     input [15:0] data_i, //input 16-bit  
3     output [31:0] data_o //output 32-bit  
4 );  
5  
6 assign data_o={16'd0, data_i};  
7  
8 endmodule
```

SE 的話就只是讓我的 immediate 值從 16-bit 擴充到 32-bit，所以只要利用 assign 的方式在[31:16]這幾個位置補 0 就可以了

k. SingleCPU

```
1 module SingleCPU(  
2     input [31:0] Addr_in, //run instruction address  
3     input clk, //clock  
4     output [31:0] Addr_o //next instruction address  
5 );  
6 wire [31:0] NextPC; //run instruction address+4  
7 wire [31:0] BranchPC; //branch address  
8 wire [31:0] NBPC; //BranchPC or NextPC  
9 wire [31:0] JumpPC; //jump address  
10 wire [31:0] RSdata; //the data of Register1  
11 wire [31:0] RTdata; //the data of Register2  
12 wire [31:0] RDdata; //input data to RF  
13 wire [31:0] ALUSrc2; //input ALU source2  
14 wire [31:0] ALUResult; //Result of ALU  
15 wire [31:0] Instruction; //Instruction  
16 wire [31:0] DM_data; //Memory output data  
17 wire [5:0] operation; //ALU operation  
18 wire [4:0] WriteRegister; //Register input data  
19 wire [31:0] immediate; //SE output  
20 wire [2:0] ALUOp; //confirm ALU operation  
21 wire zero; //zero flag  
22 wire carry; //carry flag  
23 wire RegDst; //the signal for RD_address  
24 wire MemRead; //the signal for memory read or not  
25 wire MemtoReg; //the signal for which data (ALU result or memory data) is write data in RF  
26 wire MemWrite; //the signal for memory write or not  
27 wire ALUSrc; //the signal for confirm ALU source2  
28 wire RegWrite; //the signal for register write or not  
29 wire Jump; //the signal for jump or not  
30 wire Branch; //the signal for branch or not  
31  
32 assign JumpPC={NextPC[31:28], Instruction[25:0], 2'd0}; //Jump address 32-bit  
  
34 Addr add1(32'd4, Addr_in, NextPC);  
35 IM IM(Addr_in, Instruction);  
36 MUX5b MUX1(Instruction[15:11], Instruction[20:16], RegDst, WriteRegister);  
37 SE SE(Instruction[15:0], immediate);  
38 Control Ctrl(Instruction[31:26], ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, Jump, Branch);  
39 RF RF(clk, RegWrite, Instruction[25:21], Instruction[20:16], WriteRegister, RSdata, RTdata, RDdata);  
40 Addr add2(immediate<<2, NextPC, BranchPC);  
41 MUX32b MUX2(immediate, RTdata, ALUSrc, ALUSrc2);  
42 ALUctrl ALUctrl(Instruction[5:0], ALUOp, operation);  
43 ALU ALU(RSdata, ALUSrc2, operation, Instruction[10:6], ALUResult, zero, carry);  
44 MUX32b MUX3(BranchPC, NextPC, Branch&zero, NBPC);  
45 MUX32b MUX4(JumpPC, NBPC, Jump, Addr_o);  
46 DM DM(clk, ALUResult, RTdata, MemRead, MemWrite, DM_data);  
47 MUX32b MUX5(DM_data, ALUResult, MemtoReg, RDdata);  
48  
49 endmodule
```

最後 single cycle processor 就做出來了，只要按造接線圖將以上的 Module 接起來，還有一些線路的定義做好，這部分就只剩接線要接對，其他沒甚麼大問題

I. tb_SingleCPU


```
1  `timescale 1ns/1ns
2  module tb_SingleCPU();
3
4      reg [31:0] Addr_in;
5      reg clk;
6      wire [31:0] Addr_o;
7
8      SingleCPU SingleCPU(Addr_in,clk,Addr_o);
9
10     initial begin
11         clk=0;
12         Addr_in=32'd0;
13         #500 $finish;
14     end
15     always begin//Creat a clock which the period is 10ns and the duty cycle is 50%
16         #5      clk=~clk;
17     end
18     always begin
19         #10 Addr_in=Addr_o;
20     end
21 endmodule
```

這是最後測試的 testbench，而寫法也很簡單，先將 input output 定義好，接下來去製造出 clock，週期是 10ns，最後再讓我的 Addr_in 從 0 開始，然後每 10ns 從 Addr_o 讀值進來，這樣 testbench 就完成了


Data Path

Control 的 Output 訊號若為 1 會標記有顏色
若為 0 則不標記顏色


R-Type




LW




SW



addi/subi



branch



jump

