
這次報告將會先展示模擬成果,最後再討論各項 module 程式碼內容


Part1: R-Format

```
C:/altera/14.1/ModelSim_Lab_3/IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default
   Ln#
   13
            initial begin
   14
   15
                             for (i=0;i<200;i=i+1)begin
   16
                                           Instr[i]=32'd0:
   17
                             Instr[0]=32'b010100_01001_01001_01000_00000_010101;//add $t0, $t1, $t1
Instr[1]=32'b010100_01010_01100_01001_00000_010110;//sub $t1, $t2, $t4
   18
   19
                             Instr[2]=32'b010100_01101_00000_01100_00010_010111;//sr1 $t4, $t5,
Instr[3]=32'b010100_01110_00000_01110_00100_011000;//sl1 $t6, $t6,
   20
21
   22
                             Instr[4]=32'b010100_01001_01010_01011_00000_011001;//xor $t3, $t1, $t2
   23
                             Instr[5]=32'b010100 01010 01100 01101 00000 011010;//and $t5,
   24
   25
                              Instr[6]=32'b101011_01111_01000_0000000000000010;//sw $t0, 2($t7)
   26
                              Instr[7]=32'b100011_01111_10011_0000000000000010;//lw $s3, 2($t7)
                              Instr[8]=32'b101011 01111 10100 000000000000000;//sw $s4, 4($t7)
Instr[9]=32'b101011 01010 01000 00000000000000;//sw $t0, 2($t2)
   28
   29
                              Instr[10]=32'b100011_01010_10100_000000000000011;//lw $s4, 3($t2)
   30
                             Instr[11]=32'b010100_01101_01100_01110_00000_010101;//add $t6, $t5, $t4
Instr[12]=32'b010100_01110_01101_01111_00000_010110;//sub $t7, $t6, $t5
Instr[13]=32'b010100_01110_01111_01011_00000_010101;//add $t3, $t6, $t7
Instr[14]=32'b100011_01010_10001_000000000000010;//lw $s1, 2($t2)
Instr[15]=32'b101011_01101_10001_00000000000010;//lw $s1, 2($t5)
Instr[16]=32'b100011_01101_01001_000000000000010;//lw $t1, 2($t5)
Instr[16]=32'b100011_01001_01001_000000000000010;//lw $t1, 2($t5)
   31
   32
   33
   34
   35
   36
    37
                              Instr[17]=32'b010100_01001_01001_01010_00000_010101;//add $t2, $t1, $t1
    38
               end
             endmodule
    39
```


1. Instr[0] = \$t0(\$8) = 358 = \$t1(179) + \$t1(179)




2. Instr[1] = \$t1(\$9) = 24 = \$t2(101) - \$t4(77)




3. Instr[2]=>\$t4(\$12)=80=\$t5(320)/4




4. Instr[3]=>\$t6(\$14)=2432=\$t6(152)*16



5. Instr[4]=>\$t3(\$11)=125(01111101)=\$t1(00011000)XOR\$t2(01100101)




6. Instr[5]=>\$t5(\$13)=64(01000000)=\$t4(01010000)AND\$t2(01100101)




Part2: LW \ SW

```
C:/altera/14.1/ModelSim_Lab_3/IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default
   In#
               end
    13
    14
            initial begin
                           for(i=0;i<200;i=i+1)begin
                                         Instr[i]=32'd0;
   17
   18
                            Instr[0]=32'b010100_01001_01001_01000_00000_010101;//add $t0, $t1, $t1
                           Instr[0]=32'b010100_01001_01001_01000_010010;//add $t1, $t1, $t1
Instr[1]=32'b010100_01010_01001_01001_00000_010101;//sub $t1, $t2, $t4
Instr[2]=32'b010100_01101_00000_01100_00010_01011;//sr1 $t4, $t5, 2
Instr[3]=32'b010100_01110_00000_01110_00100_011000;//sl1 $t6, $t6, 4
Instr[4]=32'b010100_01001_01010_01011_00000_011001;//xor $t3, $t1, $t2
Instr[5]=32'b010100_01010_01100_01101_00000_011010;//add $t5, $t4, $t2
   19
   20
   21
   22
   24
25
26
27
                            Instr[6]=32'b101011_01111_01000_00000000000000010;//sw $t0, 2($t7)
                            Instr[7]=32'b100011_01111_10011_0000000000000010;//lw $s3, 2($t7)
Instr[8]=32'b101011_01111_10100_000000000000100;//sw $s4, 4($t7)
   28
29
                            Instr[9]=32'b101011_01010_01000_0000000000000010;//sw $t0, 2($t2)
                            Instr[10]=32'b100011_01010_10100_000000000000011;//lw $s4, 3($t2)
   30
   31
                            Instr[11]=32'b010100_01101_01100_01110_00000_010101;//add $t6, $t5, $t4
                            Instr[12]=32'b010100_01110_01101_01111_00000_010110;//sub $t7, $t6, $t5
Instr[13]=32'b010100_01110_01111_01011_00000_01011;//add $t3, $t6, $t7
   32
    33
    34
                            Instr[14]=32'b100011_01010_10001_000000000000000000;//lw $s1, 2($t2)
                            Instr[15]=32'b101011_01101_10001_00000000000001;//sw $s1, 2($t5)
Instr[16]=32'b100011_01101_01001_00000000000010;//lw $t1, 2($t5)
    35
    36
                            Instr[17]=32'b010100_01001_01001_01010_00000_010101;//add $t2, $t1, $t1
    38
               end
```


1.Instr[6]=>{Memdata[12],Memdata[13],Memdata[14],Memdata[15]} ={8'd0,8'd0,8'b00000001,8'b01100110}(358)




 $2.Instr[7] = \$s3(\$19) = \{Memdata[12], Memdata[13], Memdata[14], Memdata[15]\}$




3.Instr[8]=> {Memdata[14],Memdata[15],Memdata[16],Memdata[17]} ={8'd0,8'd0,8'd0,8'b00000010}(2)



4.Instr[9]=> {Memdata[103],Memdata[104],Memdata[105],Memdata[106]} = {8'd0,8'd0,8'b00000001,8'b01100110}(358)




5.Instr[10]=>\$s4(\$20)={Memdata[104],Memdata[105],Memdata[106],Memdata[107]




Part3:Forwarding & Hazard

```
C:/altera/14.1/ModelSim_Lab_3/IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default =
   Ln#
                end
    13
    14
             initial begin
                               for(i=0;i<200;i=i+1)begin
                                              Instr[i]=32'd0;
    17
    18
                               Instr[0]=32'b010100_01001_01001_01000_00000_010101;//add $t0, $t1, $t1
                               Instr[0]=32'b010100_01010_01001_01000_010101;//add $t0, $t1, $t2 | Instr[1]=32'b010100_01010_01100_01001_00000_010110;//sub $t1, $t2, $t4 | Instr[2]=32'b010100_01101_00000_01100_01001_1;//sr1 $t4, $t5, 2 | Instr[3]=32'b010100_01110_00000_01110_00100_011000;//s11 $t6, $t6, 4 | Instr[4]=32'b010100_01001_01010_01011_00000_011001;//xor $t3, $t1, $t2 | Instr[5]=32'b010100_01010_01100_01101_00000_01101;//add $t5, $t4, $t2
   19
    20
    21
   22
   24
25
26
27
                               Instr[6]=32'b101011_01111_01000_0000000000000010;//sw $t0, 2($t7)
                               Instr[7]=32'b100011_01111_10011_000000000000010;//sw $t0, 2($t7)
Instr[8]=32'b101011_01111_10100_0000000000010;//sw $s3, 2($t7)
Instr[9]=32'b101011_01011_0100_000000000000000;//sw $s4, 4($t7)
Instr[9]=32'b101011_01010_01000_000000000000000;//sw $t0, 2($t2)
    28
    29
                               Instr[10]=32'b100011_01010_10100_000000000000011;//lw $s4, 3($t2)
    30
    31
                               Instr[11]=32'b010100_01101_01100_01110_00000_010101;//add $t6, $t5, $t4
                               Instr[12]=32'b010100_01110_01101_01111_00000_010110;//sub $t7, $t6, $t5
Instr[13]=32'b010100_01110_01111_01011_00000_01011;//add $t3, $t6, $t7
    32
    33
    34
                               Instr[14]=32'b100011_01010_10001_00000000000000010;//lw $s1, 2($t2)
                               Instr[15]=32'b101011_01101_10001_000000000000010;//sw $s1, 2($t5)
Instr[16]=32'b100011_01101_01001_00000000000010;//lw $t1, 2($t5)
    35
    36
                               Instr[17]=32'b010100_01001_01001_01010_00000_010101;//add $t2, $t1, $t1
    38
                 end
```

1. Instr[11]=>\$t6(\$14)=358=\$t5(64)+\$t4(80)




2. Instr[12]=>\$t7(\$15)=24=\$t6(144)-\$t5(64)




這部分會產生一個 hazard,因為前一個值還沒存進去,所以要利用 forwarding 做處理

3. Instr[13]=> t3(14)=224=t6(144)+t7(80)




這部分一樣會產生 hazard,也是因為值還沒存進去所產生的

4.Instr[14]=>\$s1(\$17)={Memdata[103],Memdata[104],Memdata[105],Memdata[106]




5. Instr[15]=> {Memdata[66],Memdata[67],Memdata[68],Memdata[69]} = {8'd0,8'd0,8'b00000001,8'b01100110}(358)




這部分會產生一個 hazard,也是可以利用 forwarding 去做處理,但是要注意的是這次 hazard 比較特別,所以會有 stall

6.Instr[16]=>\$t1(\$9)={Memdata[66],Memdata[67],Memdata[68],Memdata[69]}



這裡也是有 hazard 的產生

7. Instr[17]=>\$t2(\$10)=716=\$t1(358)+\$t1(358)



這邊跟剛剛一樣會有 hazard,也是用一樣的處理方式,但這是屬於特別版,所以會有 stall 產生

Module 程式碼

a. Adder

這部分與上次 module 相同

b.ALU

```
module ALU(
              input [31:0] Sourcel, //Registerl input
3
               input [31:0] Source2, //Register2 input
4
               input [5:0] operation, //Operation code
               input [4:0] shamt, //Shift amount
5
6
               output reg [31:0] result, //Result output
               output zero,//Zero flag
8
               output reg carry //Carry flag
9
      );
10
11
       assign zero=(result==0)?1:0;//If the result is zero,the zero flag is 1
12
    always@(Sourcel or Source2 or operation or shamt)begin
case(operation[5:0])//Identify function code
13
               case (operation[5:0])//Identify function code
15
                        6'd27: {carry,result} <= Sourcel + Source2; // Function ADD
16
17
                        6'd28: result<=Sourcel-Source2;//Function SUB
                        6'd29: result<=Sourcel>>shamt;//Function SRL
18
                        6'd30: result<=Sourcel<<shamt;//Function SLL
19
                        6'd31: result<=Source1^Source2;//Function XOR
20
                        6'd32: result<=Sourcel&Source2;//Function AND
21
                        6'd33: result<=(Source1<Source2)?32'd1:32'd0;//Function slt
22
                        default: result <= result; // If function code no match, maintain the result
23
24
      end
25
     initial begin//initial value
26
               result=32'd0;
28
               carry=0;
   end
```

這部分與上次 module 相同

c.ALUctrl

```
module ALUctrl (
               input [5:0] funct,//the instruction last 6 bits
               input [2:0] ALUOp,//the signal from controller
4
               output reg [5:0] operation//the signal to the ALU operation
5
       );
6
     always@(funct or ALUOp)begin
case(ALUOp)//identify
8
               case(ALUOp)//identify the signal of controller is what type
     日日
                        3'b010:begin//R-Type
9
10
                                case (funct)
11
                                         6'd21:operation=6'd27;//ADD
12
                                         6'd22:operation=6'd28;//SUB
                                         6'd23:operation=6'd29;//SRL
13
14
                                         6'd24:operation=6'd30;//SLL
15
                                         6'd25:operation=6'd31;//XOR
                                         6'd26:operation=6'd32;//AND
16
17
                                         6'd27:operation=6'd33;//SLT
18
                                endcase
19
                        end
20
                        3'b000:operation=6'd27;//Type of LW SW addi
21
                        3'b001:operation=6'd28;//Type of subi
22
                        3'b101:operation=6'd28;//type of beq
23
               endcase
      - end
24
25
     initial begin//initial value
26
               operation=6'd0;
27
       end
     endmodule
28
```

這部分與上次 module 相同

d. Control

```
C:/altera/14.1/ModelSim_Lab_3/Control.v (/tb_PipelineCPU/PipelineCPU/ctrl) - Default
                   module Control
                                             input [5:0] Op,//the instruction first 6bits
                                           input [5:0] Op,//the instruction first 6bits
output reg [2:0] ALUOp,//the signal for ALUCtrl
output reg RegDst,//the signal for RD_address
output reg MemRead,//the signal for memory read or not
output reg MemRead,//the signal for which data(ALU result or memory data) is write data in RF
output reg MemWrite,//the signal for memory write or not
output reg ALUSrc,//the signal for comfirm ALU source2
output reg RegWrite//the signal for register write or not
                   always@(Op)begin
     11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
                                            ALUOp=3'd0;
RegDst=0;
                                             MemRead=0:
                                             MemWrite=0;
                                             ALUSrc=0;
                                            RegWrite=0;
                                             case (Op)
                                                                 o'd8: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b000_0_0_0_0_1_1;//setting of addi
6'd9: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b001_0_0_0_0_1_1;//setting of subi
6'd20: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b000_1_0_0_0_1;//setting of R-type
6'd35: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b000_0_1_1_0_1;//setting of LW
6'd43: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b000_0_0_0_1_1_0;//setting of SW
                                             endcase
                        end
                   initial begin//initial value
                    initial begin//initial value
      29
30
31
32
                                              ALUOp=3'd0;
RegDst=0;
                                              MemRead=0:
                                              MemWrite=0;
                                              ALUSrc=0:
                                              RegWrite=0;
                                              MemtoReg=0;
                         endmodule
```

這部分與上次 module 類似 只差在這次沒有 Jump 和 branch 訊號

e.DM

```
C:/altera/14.1/ModelSim_Lab_3/DM.v (/tb_PipelineCPU/PipelineCPU/DM) - Default =
        □ module DM(
                  input clk,//Clock
                  input [31:0] Address,//Memory address
input [31:0] data,//Memory data by address
                   input MemRead, //Control output data
                  input MemWrite, //Control input data
                  output reg [31:0] DM_data//output data
        -);
                  integer i;//For initial
                  reg[7:0]Memdata[127:0];//Creat 128 memory address each address is 8-bit
       always@(negedge clk or Address)begin//Write data in the memory
                  if(MemWrite) (Memdata[Address], Memdata[Address+1], Memdata[Address+2], Memdata[Address+3]) <= data;</pre>
  13
  15
16
       palways@(posedge clk or Address)begin//Read data
                  DM data <= (Memdata[Address], Memdata[Address+1], Memdata[Address+2], Memdata[Address+3]);
  18
       initial begin//initial value
  19
                  DM_data=32'd0;
       白
                  for (i=0;i<=127;i=i+1)begin
                           Memdata[i] = 8'b0;
          end
          endmodule
```

這部分與上次 module 相同

f.EX MEM

```
C:/altera/14.1/ModelSim_Lab_3/EX_MEM.v (/tb_PipelineCPU/PipelineCPU/EX_MEM) - Default =
          module EX MEM(
                        input [31:0] ALU_result_in,//input of ALU Result
                        input [31:0] RT_data_in,//input of RT data
input [4:0] Write_Address_in,//input of the address which will be writed in
input RegWrite_in,//input of the signal for register write or not
input MemtoReg_in,//input of the signal for which data(ALU result or memory data) is write data in RF
input MemRead_in,//input of the signal for memory read or not
                         input MemWrite_in,//input of the signal for memory write or not
                         input clk.//clock
   10
                         output reg [31:0] ALU_result_out,//output from EX_MEM Register
                        output reg [31:0] RT_data_out,//output from EX_MEM Register
output reg [4:0] Write_Address_out,//output from EX_MEM Register
   11
12
   13
14
                        output reg RegWrite out,//output from EX_MEM Register
output reg MemtoReg_out,//output from EX_MEM Register
   15
16
17
18
                         output reg MemRead out, //output from EX_MEM Register
                        output reg MemWrite_out//output from EX MEM Register
            -);
                        reg [31:0] ALU result://Register for store data
   19
                        reg [31:0] RT_data;//Register for store data
   20
21
                                [4:0] Write_Address;//Register for store data
                         reg RegWrite://Register for store data
                         reg MemtoReg;//Register for store data
                         reg MemRead: //Register for store data
                         reg MemWrite; //Register for store data
   25
```

```
🙀 C:/altera/14.1/ModelSim_Lab_3/EX_MEM.v (/tb_PipelineCPU/PipelineCPU/EX_MEM) - Default ==
          always@(posedge clk)begin//let output data equal Register data
ALU result_out<=ALU_result;
RI_data_out<=RI_data;
                         Write_Address_out<=Write_Address;
RegWrite_out<=RegWrite;
MemtoReg_out<=MemtoReg;
                         MemRead out<=MemRead;
                         MemWrite_out<=MemWrite
          always@(ALU result in or RT data in or Write Address in or RegWrite in or MemtoReg in or MemRead in or MemWrite in)begin//read data in register
                         ALU_result<=ALU_result_in;
RT_data<=RT_data_in;
Write_Address<=Write_Address_in;
                         RegWrite<=RegWrite in
                         MemtoReg<=MemtoReg_in;
MemRead<=MemRead_in;
MemWrite<=MemWrite_in;
   43
          initial begin
   44
45
46
47
48
49
50
                         ALU_result=32'd0;
RT_data=32'd0;
                         Write Address=5'd0;
                         RegWrite=0;
MemtoReg=0;
                         MemRead=0;
                         MemWrite=0;
```

這部分是因為 pipeline 需要所以加上去當暫存器使用,但想法也非常簡單,只要考慮好甚麼時候存進暫存器,甚麼時候要讓暫存器的值讀出,這樣就可以搞定了

g. Forwarding

```
| Computer | Computer
```

這部分是上課有教過的部分,就是為了要處理 hazard 的問題,也是只要依照上課所講的那樣下去做處理,很快就可以解決

h. Hazard_detection

```
C:/altera/14.1/ModelSim_Lab_3/Hazard_detection.v (/tb_PipelineCPU/PipelineCPU/Hazard_detection) - Default :
  Ln#
           module Hazard_detection(
                    input [4:0]IF_ID_RSAddress,//IF_ID_RS
input [4:0]IF_ID_RTAddress,//IF_ID_RT
                    input [4:0]ID_EX_RTAddress,//ID_EX_RT
                    input ID_EX_MemRead,//ID_EX_MemRead
                    input ID EX MemWrite,//ID EX MemWrite
output reg Flashctrl,//signal to flash control signal
                    output reg PCWrite,//control PC write in or not
                    output reg IF_ID_Write//control IF_ID write in or not
          );
        always@(IF_ID_RSAddress or IF_ID_RTAddress or ID_EX_RTAddress or ID_EX_MemRead or ID_EX_MemWrite)begin
  13
14
15
16
17
18
                    Flashctrl=0;
                    PCWrite=1;
                    IF ID Write=1:
                    if (ID_EX_MemRead && ((ID_EX_RTAddress == IF_ID_RSAddress) | (ID_EX_RTAddress==IF_ID_RTAddress)))begin//LW Data Hazard
                              Flashctrl=1;
                             PCWrite=0;
                             IF_ID_Write=0;
                    end
        end
initial begin
                    Flashctrl=0;
                    PCWrite=1;
                    IF ID Write=1;
```

這部分是延伸上面那部分用的,一樣是為了處理 hazard 的,而這個部分是因為 LW 需要 stall 一個 Cycle 的時間,所以必須利用這個去處理 stall 的問題

i. ID_EX

```
C:/altera/14.1/ModelSim_Lab_3/ID_EX.v (/tb_PipelineCPU/PipelineCPU/ID_EX) - Default
  Ln#
        □ module ID EX(
                    input [31:0] RS_data_in,//input of data
                    input [31:0] RT_data_in,//input of data
                    input [31:0] immediate_in,//input of data
   5
                    input [4:0] shamt_in,//input of data
                    input [5:0] funct_in,//input of data
                    input [4:0] RS_Address_in,//input of data
   8
                    input [4:0] RT_Address_in,//input of data
                    input [4:0] RD_Address_in,//input of data
                    input [8:0]Ctrl,//input of control signal
                    input clk,//clock
                                  [31:0] RS_data_out,//output data
                   output reg
  13
                    output reg
                                  [31:0] RT_data_out,//output data
  14
                    output reg
                                  [31:0] immediate_out,//output data
  15
                    output reg
                                  [4:0] shamt_out,//output data
  16
                   output reg
                                  [5:0] funct_out,//output data
  17
                    output reg
                                  [4:0] RS_Address_out,//output data
  18
                    output reg
                                  [4:0] RT_Address_out,//output data
  19
                    output reg [4:0] RD_Address_out,//output data
  20
                    output reg RegWrite_out,//output control signal
  21
                    output reg MemtoReg_out,//output control signal
  22
                    output reg MemRead_out,//output control signal
  23
                    output reg MemWrite_out,//output control signal
  24
                    output reg [2:0] ALUOp_out,//output control signal
  25
                    output reg RegDst_out,//output control signal
  26
                    output reg ALUSrc_out//output control signal
  27
        -);
                   reg MemRead;//to store control signal
  29
                   reg MemWrite://to store control signal
  30
                    reg [4:0] RT_Address;//store data
  31
                   req
                         [31:0] RS_data;//store data
                         [31:0] RT_data;//store data
                   rea
  33
                   rea
                          [31:0] immediate://store data
  34
                   reg
                         [4:0] shamt;//store data
  35
                         [5:0] funct;//store data
                   reg
  36
                   req
                         [4:0] RS_Address;//store data
  37
                         [4:01 RD Address://store data
                   rea
  38
                    reg RegWrite;//to store control signal
  39
                   reg MemtoReg;//to store control signal
                    reg [2:0] ALUOp;//to store control signal
  40
                   reg RegDst;//to store control signal
  41
                   reg ALUSrc;//to store control signal
  42
        always@(posedge clk)begin//let output data equal Register data
  45
                  RS_data_out<=RS_data;
RT_data_out<=RT_data;
  46
                   immediate_out<=immediate;
                   shamt_out<=shamt;
  48
  49
                   funct_out<=funct;
  50
                  RS_Address_out<=RS_Address;
                   RT_Address_out<=RT_Address;
  51
                   RD Address out <= RD Address;
                   RegWrite_out<=RegWrite;
  53
  54
                   MemtoReg_out<=MemtoReg;</pre>
                  MemRead_out<=MemRead;</pre>
  55
  56
                  MemWrite out <= MemWrite;
                   ALUOp_out<=ALUOp;
  58
                   RegDst_out<=RegDst;
  59
                   ALUSrc_out<=ALUSrc;
  60
        - end
   🛱 always@(RS_data_in or RT_data_in or immediate_in or shamt_in or funct_in or RS_Address_in or RT_Address_in or RD_Address_in or Ctrl)begin//read data in register
            RS_data<=RS_data_in;
RT_data<=RT_data_in;
             immediate<=immediate_in;
shamt<=shamt_in;
funct<=funct_in;</pre>
            runct<=runct_in;
RS_Address<=RS_Address_in;
RT_Address<=RT_Address_in;
RD_Address<=RD_Address_in;
RegWrite<=Ctrl[0];
MemtoReg<=Ctrl[7];</pre>
            MemRead<=Ctrl[6];
MemWrite<=Ctrl[5];
             ALUOp<=Ctrl[4:2];
             RegDst<=Ctrl[1];
             ALUSrc<=Ctrl[0];
```

```
78
     initial begin
                RS data=32'd0;
 80
                RT data=32'd0;
 81
               immediate=32'd0;
 82
               shamt=5'd0;
               funct=6'd0;
 83
               RS_Address=5'd0;
 84
               RT_Address=5'd0;
 85
 86
                RD Address=5'd0;
 87
               RegWrite=0;
 88
               MemtoReg=0;
 89
               MemRead=0;
 90
               MemWrite=0;
 91
               ALUOp=3'd0;
 92
                RegDst=0;
 93
               ALUSrc=0;
 94
               RS data out=32'd0;
 95
               RT data out=32'd0;
               immediate out=32'd0;
 96
                shamt_out=5'd0;
 97
 98
                funct out=6'd0;
 99
               RS Address out=5'd0;
100
               RT Address out=5'd0;
101
               RD Address out=5'd0;
102
               RegWrite_out=0;
103
               MemtoReg_out=0;
104
               MemRead out=0;
105
               MemWrite_out=0;
106
               ALUOp out=3'd0;
107
               RegDst out=0;
108
                ALUSrc_out=0;
109
      end
endmodule
110
```

這部分與剛剛的 EX_MEM 大同小異,而程式碼看起來比較多是因為這部分屬於 比較前面,所以有很多的資料還沒處理以及訊號線

j.IF_ID

```
C:/altera/14.1/ModelSim_Lab_3/IF_ID.v (/tb_PipelineCPU/PipelineCPU/IF_ID) - Default =
       module IF ID(
                 input [31:0] Instruction_in,//input instruction
   3
                 input clk,//clock
                 input IF_ID_Write, //signal of Writing or not
                 output reg [31:0] Instruction_out//output instruction
   5
   6
         );
   8
         reg [31:0] IF_ID_reg;//store instruction
  10
       🛱 always@(posedge clk)begin//let output data equal Register data
                 Instruction out <= IF ID reg;
  11
  12
         end
      always@(Instruction_in)begin//read data in register
  13
  14
                 IF_ID_reg<=Instruction_in;</pre>
  15
         end
       always@(negedge IF_ID_Write)begin//let output equal 0
  16
  17
                 Instruction_out<=32'd0;
  19
      initial begin
                 IF_ID_reg=32'd0;
  20
  21
                 Instruction_out=32'd0;
  22
        endmodule
  23
```

這部分算是滿重要的 register,他跟上面兩個大同小異,只差在因為 stall 的時候 我必須將這個 register 清空,以免在後面的 forwarding 會有出錯的機率

k.IM

```
C:/altera/14.1/ModelSim_Lab_3/IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default
              E module IM(
                                input [31:0] Addr_in,//the value is the address of running instruction
                                input clk,//clock
                                output reg [31:0] Instruction//run instruction
                -);
                                reg [31:0]Instr[199:0];//Creat 200 Instruction address each is 32-bit
    10
11
            always@(posedge clk or Addr in)begin
Instruction=Instr(Addr in/4];//the address of instruction is 4times
    14
15
16
17
18
                               for (i=0;i<200;i=i+1)begin
                                              Instr[i]=32'd0;
                                end
                                Instr[0]=32'b010100_01001_01001_01000_00000_010101;//add $t0, $t1, $t1
                               Instr[0]=32'b010100_01010_01000_00000_010101//add $60, $61, $61
Instr[1]=32'b010100_01010_01100_01001_00000_010110;//sub $t1, $t2, $t4
Instr[2]=32'b010100_01101_00000_01100_00010_010111;//srl $t4, $t5, 2
Instr[3]=32'b010100_01110_00000_01110_001000;//sll $t6, $t6, 4
Instr[4]=32'b010100_01001_01010_01011_00000_01101;//xor $t3, $t1, $t2
Instr[5]=32'b010100_01010_01100_01101_00000_01101;//and $t5, $t4, $t2
    19
20
    21
22
23
    24
25
                                Instr[6]=32'b101011_01111_01000_0000000000000010;//sw $t0, 2($t7)
                                Instr[0]=32'b100011_01111_10011_0000000000000010;//sw $c0, 2($t7)
Instr[0]=32'b100011_01111_10101_000000000000010;//sw $s3, 2($t7)
Instr[0]=32'b101011_01111_10100_00000000000010;//sw $s4, 4($t7)
Instr[0]=32'b101011_01010_01000_0000000000010;//sw $t0, 2($t2)
Instr[10]=32'b100011_01010_10100_00000000000011;//lw $s4, 3($t2)
    26
27
   28
29
  31
                                Instr[11]=32'b010100_01101_01100_01110_00000_010101;//add $t6, $t5, $t4
  32
33
                                Instr[12]=32'b010100_01110_01101_01111_00000_010110;//sub $t7, $t6, $t5
Instr[13]=32'b010100_01110_01111_01011_00000_01011;//add $t3, $t6, $t7
Instr[14]=32'b100011_01010_10001_000000000000010;//lw $s1, 2($t2)
  35
36
                                Instr[15]=32'b101011_01101_10001_0000000000000010;//sw $s1, 2($t5)
                                Instr[16]=32'b100011_01101_01001_00000000000001;//lw $t1, 2($t5)
Instr[17]=32'b010100_01001_01001_01000_00000_01011;//add $t2, $t1, $t1
```

這部分與上次的幾乎一模一樣,只修改了 Instruction 的部分

I.MEM WB

```
initial begin
34
               DM data<=32'd0;
35
36
               ALU_result<=32'd0;
37
               Write Address<=5'd0;
38
               MemtoReg<=0:
39
               RegWrite<=0;
40
41
               DM data out<=32'd0;
               ALU_result_out<=32'd0;
42
43
               Write_Address_out<=5'd0;
               MemtoReg out <= 0;
45
               RegWrite_out<=0;
46
       end
     endmodule
```

這部分就與前面的 register 一樣,就是為了 pipeline 使用,不讓資料繼續走下去

m.MUX5b

```
module MUX5b(
    input [4:0] datal,//valuel
    input [4:0] data2,//value2
    input select,//control
    output [4:0] data_o//output

    resign data_o=(select)?datal:data2;//if select is l,output is datal.if select is 0,output is data2.
    endmodule
```

這部分與上次 module 相同

n. MUX5b

這部分跟上次 module 差不多,只差在 bit 數不同

o.MUX32b

```
module MUX32b(
   input [31:0] data1,//value1
   input [31:0] data2,//value2
   input select,//control
   output [31:0] data_o//output
);
assign data_o=(select)? data1:data2;//if select is 1,output is data1.if select is 0,output is data2.
endmodule
```

這部分與上次 module 相同

p. MUX32b_3to1

這部分跟上次 module 也差不多,只是 MUX 選擇線變多

q.PC

```
C:/altera/14.1/ModelSim_Lab_3/PC.v (/tb_PipelineCPU/PipelineCPU/PC) - Default ==
  Ln#
       module PC(
                  input [31:0] Next_Instruction,//addr_in
   3
                  input PCWrite,//control signal
                  input clk,//clock
   5
                  output reg [31:0] Instruction Address//Instruction Address
       always@(posedge clk)begin//read addr_in
                  Instruction_Address<=Next_Instruction;</pre>
  10
  11
       ig always@(negedge PCWrite)begin//if Hazard we need to read Instruction again
  12
                  Instruction_Address<=Instruction_Address-4;</pre>
  13
         - end
        endmodule
  14
```

這部分是 Program Counter,基本上就是加 4,但遇到 stall 時就要處理,我方法是 output-4 這樣也可以達到 stall 的效果

r.RF

```
M C:/altera/14.1/ModelSim_Lab_3/RF.v (/tb_PipelineCPU/PipelineCPU/RF) - Default
                     input clk,//Clock
                     input RegWrite,//The signal of write in register or not
                     input [4:0] RS_Address,//The address of register1
                     input [4:0] RT_Address,//The address of register2
                    input [4:0] RD_Address,//The address of register write in
output reg [31:0] RSdata,//The data of register1
output reg [31:0] RTdata,//The data of register2
                     input [31:0] RDdata//The data of register write in
           reg [31:0] register[31:0];//Creat 32 registers
        always@ (negedge clk) begin
                     RSdata<=register[RS_Address];//Read the data of register1 at the address1
                     RTdata<=register[RT_Address];//Read the data of register2 at the address2
  17
           end
        always@(RD_Address)begin
                     if (RegWrite) register[RD_Address]=RDdata;//Write data in the register at the address
  20
21
        initial begin//initial RF
  23
24
25
26
27
28
                    register [0]= 32'd0;
register [1]= 32'd11;
                     register [2]= 32'd370;
                     register [3]= 32'd183;
                     register [4]= 32'd91;
                     register [5]= 32'd234;
                     register [6]= 32'd53;
                    register [7]= 32'd124;
register [8]= 32'd317;
register [9]= 32'd179;
   30
                     register [10]= 32'd101;
```

這部分與上次相同

這部分與上次相同

t. PipelineCPU

```
C:/altera/14.1/ModelSim_Lab_3/PipelineCPU.v (/tb_PipelineCPU/PipelineCPU) - Default =
       module PipelineCPU(
                 input [31:0] Addr_in,//run instruction address
                 input clk,//clock
                 output [31:0] Addr_o//next instruction address
         );
         wire [31:0] Instruction_Address;//from PC output
         wire [31:0]RSdata;//the data of Registerl
         wire [31:0]RTdata;//the data of Register2
         wire [31:0] RDdata; //input data to RF
         wire [31:0] Instruction; // Instruction
  11
         wire [31:0]ALUSrcl;//ALU Sourcel
  12
         wire [31:0]ALUSrc2;//ALU Source2
  13
         wire [31:0] IF_ID_Instruction; //output IF_ID
  14
         wire IF_ID_Write;//IF_ID Control signal
  15
         wire PCWrite; //PC Control signal
         wire Flashctrl; // Hazard control signal to clean control signal
  17
         wire [8:0]Ctrl;//Control Signal
         wire [31:0]ID_EX_RS_data;//ID_EX output RS
  19
         wire [31:0] ID EX_RT_data; //ID EX output RT
         wire [31:0]ID_EX_immediate;//ID_EX output
         wire [4:0] ID_EX_shamt;//ID_EX output
         wire [5:0] ID EX_funct; //ID EX output
         wire [4:0]ID_EX_RS_Address;//ID_EX_output RS Address
         wire [4:0]ID EX RT Address; //ID EX output RT Address
  25
         wire [4:0]ID_EX_RD_Address;//ID_EX output RD Address
         wire [2:0] ID EX_ALUOp; // ID EX output Control signal
         wire ID EX RegDst; //ID EX output Control signal
  27
         wire ID EX MemRead; //ID EX output Control signal
  28
         wire ID_EX_MemtoReg; //ID_EX output Control signal
  29
         wire ID_EX_MemWrite;//ID_EX_output Control signal
  30
         wire ID_EX_ALUSrc;//ID_EX output Control signal
  31
        wire ID_EX_RegWrite; //ID_EX output Control signal
```

```
33
        wire [31:0]immediate;//SE output
34
        wire [5:0]operation; //ALU operation
        wire [2:0]ALUOp;//the signal for ALU Op
35
36
        wire RegDst;//the signal for RD address
37
        wire MemRead; // the signal for memory read or not
38
        wire MemtoReg;//the signal for which data(ALU result or memory data) is write data in RF
39
        wire MemWrite; // the signal for memory write or not
40
        wire ALUSrc; // the signal for comfirm ALU source2
41
        wire RegWrite; // the signal for register write or not
        wire [4:0]Write Address; // the wirte in address
        wire [31:0] ALUResult; //ALU Result
43
        wire [31:0]EX_MEM_ALUResult;//EX_MEM output ALUResult
45
        wire zero; //ALU flag
46
        wire carry; // ALU flag
47
        wire [1:0] ForwardA: //selet
        wire [1:0] ForwardB: //selet
48
        wire [31:0] ForwardB data; // ForwardB data
49
        wire [31:0]EX_MEM_RT_data;//EX_MEM output data
50
51
        wire [4:0]EX_MEM_Write_Address;//EX_MEM output address to write in
52
        wire EX_MEM_RegWrite; // EX_MEM Control signal
53
        wire EX_MEM_MemtoReg; // EX_MEM Control signal
54
        wire EX_MEM_MemRead; //EX_MEM Control signal
55
        wire EX_MEM_MemWrite; //EX_MEM Control signal
        wire [31:0] DM_data; //data from memory
56
        wire [4:0] MEM WB Write Address; // MEM WB output address to write in
        wire [31:0]MEM_WB_DM_data;//MEM_WB output data
59
        wire [31:0] MEM WB ALUResult; // MEM WB output data
60
        wire MEM_WB_RegWrite; //MEM_WB Control signal
       wire MEM WB MemtoReg; // MEM WB Control signal
    PC FC(Addr_in, PCWrite, clk, Instruction_Address);
Adder (32'd4, Instruction_Address, Addr_o);
IM_IM(Instruction_Address, clk, Instruction);
IF_ID IF_ID(Instruction, clk, IF_ID_Write, IF_ID_Instruction);
```

```
PC PC (Addr_in, PCWrite, clk, Instruction_Address);
Adder Adder (32'd4, Instruction_Address, Addr_o);
IM (Instruction_Address, clk, Instruction);
IF_ID IF_ID IF_ID (Instruction, clk, IF_ID_Write, IF_ID_Instruction);
IF_ID IF_ID IF_ID (Instruction, clk, IF_ID_Write, IF_ID_Instruction, clk, IF_ID_Write, IF_ID_Instruction, clk, IF_ID_Write, ID_Write, ID_Write,
```

最後 PipelineCPU 就做出來了,只要按造接線圖將以上的 Module 接起來,還有一些線路的定義做好,這部分就只剩接線要接對,其他沒甚麼大問題,當然這次因為使用 pipeline 的關係所以線會很多,因此從這邊就可以知道變數名稱很重要,先不要管別人看不看得懂,但自己千萬不可以被搞亂

u. tb_PipelineCPU

```
C:/altera/14.1/ModelSim_Lab_3/tb_PipelineCPU.v (/tb_PipelineCPU) - Default
          timescale lns/lns
      module tb PipelineCPU();
        reg [31:0] Addr_in;
   5
        reg clk;
         wire [31:0] Addr_o;
        PipelineCPU PipelineCPU(Addr_in,clk,Addr_o);
   8
  10 pinitial begin
  11
                clk=1;
                Addr_in=32'd0;
  12
        #500
- end
               $finish;
  13
  14
  15 | always begin//Creat a clock which the period is 10ns and the duty cycle is 50%
      #5 clk=
end
always begin
                clk=~clk;
  16
  18
        #10 Addr_in=Addr_o;
  19
       end
endmodule
  20
```

這是最後測試的 testbench,而寫法也很簡單,跟上次差不多,只是我改變成我習慣的正緣觸發方式