

這次報告將會先展示模擬成果，最後再討論各項 module 程式碼內容


Part1: R-Format

```


C:\altera\14.1\ModelSim_Lab_3\IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default
Ln#
12   end
13
14   initial begin
15       for(i=0;i<200;i=i+1)begin
16           Instr[i]=32'd0;
17       end
18       Instr[0]=32'b010100_01001_01001_01000_00000_010101;//add $t0, $t1, $t1
19       Instr[1]=32'b010100_01010_01100_01001_00000_010110;//sub $t1, $t2, $t4
20       Instr[2]=32'b010100_01101_00000_01100_00010_010111;//srl $t4, $t5, 2
21       Instr[3]=32'b010100_01110_00000_01110_00100_011000;//sll $t6, $t6, 4
22       Instr[4]=32'b010100_01001_01010_01011_00000_011001;//xor $t3, $t1, $t2
23       Instr[5]=32'b010100_01010_01100_01101_00000_011010;//and $t5, $t4, $t2
24
25       Instr[6]=32'b101011_01111_01000_00000000000000010;//sw $t0, 2($t7)
26       Instr[7]=32'b100011_01111_10011_00000000000000010;//lw $s3, 2($t7)
27       Instr[8]=32'b101011_01111_10100_000000000000000100;//sw $s4, 4($t7)
28       Instr[9]=32'b101011_01010_01000_00000000000000010;//sw $t0, 2($t2)
29       Instr[10]=32'b100011_01010_10100_00000000000000011;//lw $s4, 3($t2)
30
31       Instr[11]=32'b010100_01101_01100_01110_00000_010101;//add $t6, $t5, $t4
32       Instr[12]=32'b010100_01110_01101_01111_00000_010110;//sub $t7, $t6, $t5
33       Instr[13]=32'b010100_01110_01111_01011_00000_010101;//add $t3, $t6, $t7
34       Instr[14]=32'b100011_01010_10001_00000000000000010;//lw $s1, 2($t2)
35       Instr[15]=32'b101011_01101_10001_00000000000000010;//sw $s1, 2($t5)
36       Instr[16]=32'b100011_01101_01001_00000000000000010;//lw $t1, 2($t5)
37       Instr[17]=32'b010100_01001_01001_01010_00000_010101;//add $t2, $t1, $t1
38   end
39   endmodule

```


1. Instr[0]=>\$t0(\$8)=358=\$t1(179)+\$t1(179)




2. Instr[1]=>\$t1(\$9)=24=\$t2(101)-\$t4(77)




3. Instr[2]=>\$t4(\$12)=80=\$t5(320)/4




4. Instr[3]=>\$t6(\$14)=2432=\$t6(152)*16



5. Instr[4]=>\$t3(\$11)=125(01111101)=\$t1(00011000)XOR\$t2(01100101)



6. Instr[5]=>\$t5(\$13)=64(01000000)=\$t4(01010000)AND\$t2(01100101)




Part2: LW、SW

```


C:\altera\14.1\ModelSim_Lab_3\IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default
Ln#
12   end
13
14   initial begin
15       for(i=0;i<200;i=i+1)begin
16           Instr[i]=32'd0;
17       end
18       Instr[0]=32'b010100_01001_01001_01000_00000_010101;//add $t0, $t1, $t1
19       Instr[1]=32'b010100_01010_01100_01001_00000_010110;//sub $t1, $t2, $t4
20       Instr[2]=32'b010100_01101_00000_01100_00010_010111;//srl $t4, $t5, 2
21       Instr[3]=32'b010100_01110_00000_01110_00100_011000;//sll $t6, $t6, 4
22       Instr[4]=32'b010100_01001_01010_01011_00000_011001;//xor $t3, $t1, $t2
23       Instr[5]=32'b010100_01010_01100_01101_00000_011010;//and $t5, $t4, $t2
24
25       Instr[6]=32'b101011_01111_01000_0000000000000010;//sw $t0, 2($t7)
26       Instr[7]=32'b100011_01111_10011_0000000000000010;//lw $s3, 2($t7)
27       Instr[8]=32'b101011_01111_10100_0000000000000100;//sw $s4, 4($t7)
28       Instr[9]=32'b101011_01010_01000_0000000000000010;//sw $t0, 2($t2)
29       Instr[10]=32'b100011_01010_10100_0000000000000011;//lw $s4, 3($t2)
30
31       Instr[11]=32'b010100_01101_01100_01110_00000_010101;//add $t6, $t5, $t4
32       Instr[12]=32'b010100_01110_01101_01111_00000_010110;//sub $t7, $t6, $t5
33       Instr[13]=32'b010100_01110_01111_01011_00000_010101;//add $t3, $t6, $t7
34       Instr[14]=32'b100011_01010_10001_0000000000000010;//lw $s1, 2($t2)
35       Instr[15]=32'b101011_01101_10001_0000000000000010;//sw $s1, 2($t5)
36       Instr[16]=32'b100011_01101_01001_0000000000000010;//lw $t1, 2($t5)
37       Instr[17]=32'b010100_01001_01001_01010_00000_010101;//add $t2, $t1, $t1
38   end
39   endmodule

```


1. Instr[6] => {Memdata[12], Memdata[13], Memdata[14], Memdata[15]}
 = {8'd0, 8'd0, 8'b00000001, 8'b01100110} (358)




2. Instr[7] => \$s3(\$19) = {Memdata[12], Memdata[13], Memdata[14], Memdata[15]}




3. Instr[8] => {Memdata[14], Memdata[15], Memdata[16], Memdata[17]}
 = {8'd0, 8'd0, 8'd0, 8'b00000010} (2)



4. Instr[9] => {Memdata[103], Memdata[104], Memdata[105], Memdata[106]}
 = {8'd0, 8'd0, 8'b00000001, 8'b01100110} (358)



5. Instr[10] => \$s4(\$20) = {Memdata[104], Memdata[105], Memdata[106], Memdata[107]}




Part3:Forwarding & Hazard

```


C:/altera/14.1/ModelSim_Lab_3/IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default
Ln#
12   end
13
14   initial begin
15       for(i=0;i<200;i=i+1)begin
16           Instr[i]=32'd0;
17       end
18       Instr[0]=32'b010100_01001_01001_01000_00000_010101;//add $t0, $t1, $t1
19       Instr[1]=32'b010100_01010_01100_01001_00000_010110;//sub $t1, $t2, $t4
20       Instr[2]=32'b010100_01101_00000_01100_00010_010111;//srl $t4, $t5, 2
21       Instr[3]=32'b010100_01110_00000_01110_00100_011000;//sll $t6, $t6, 4
22       Instr[4]=32'b010100_01001_01010_01011_00000_011001;//xor $t3, $t1, $t2
23       Instr[5]=32'b010100_01010_01100_01101_00000_011010;//and $t5, $t4, $t2
24
25       Instr[6]=32'b101011_01111_01000_0000000000000010;//sw $t0, 2($t7)
26       Instr[7]=32'b100011_01111_10011_0000000000000010;//lw $s3, 2($t7)
27       Instr[8]=32'b101011_01111_10100_0000000000000100;//sw $s4, 4($t7)
28       Instr[9]=32'b101011_01010_01000_0000000000000010;//sw $t0, 2($t2)
29       Instr[10]=32'b100011_01010_10100_0000000000000011;//lw $s4, 3($t2)
30
31       Instr[11]=32'b010100_01101_01100_01110_00000_010101;//add $t6, $t5, $t4
32       Instr[12]=32'b010100_01110_01101_01111_00000_010110;//sub $t7, $t6, $t5
33       Instr[13]=32'b010100_01110_01111_01011_00000_010101;//add $t3, $t6, $t7
34       Instr[14]=32'b100011_01010_10001_0000000000000010;//lw $s1, 2($t2)
35       Instr[15]=32'b101011_01101_10001_0000000000000010;//sw $s1, 2($t5)
36       Instr[16]=32'b100011_01101_01001_0000000000000010;//lw $t1, 2($t5)
37       Instr[17]=32'b010100_01001_01001_01010_00000_010101;//add $t2, $t1, $t1
38   end
39   endmodule

```

1. Instr[11] => \$t6(\$14) = 358 = \$t5(64) + \$t4(80)




2. Instr[12] \Rightarrow \$t7(\$t5)=24=\$t6(144)-\$t5(64)




這部分會產生一個 hazard，因為前一個值還沒存進去，所以要利用 forwarding 做處理

3. Instr[13] => \$t3(\$14)=224=\$t6(144)+\$t7(80)




這部分一樣會產生 hazard，也是因為值還沒存進去所產生的

4. Instr[14] => \$s1(\$17)={Memdata[103],Memdata[104],Memdata[105],Memdata[106]}




5. Instr[15] => {Memdata[66],Memdata[67],Memdata[68],Memdata[69]}
 = {8'd0,8'd0,8'b00000001,8'b01100110}(358)




這部分會產生一個 hazard，也是可以利用 forwarding 去做處理，但是要注意的是這次 hazard 比較特別，所以會有 stall

6. Instr[16] => \$t1(\$9) = {Memdata[66],Memdata[67],Memdata[68],Memdata[69]}



這裡也是有 hazard 的產生

7. Instr[17] \Rightarrow \$t2(\$t0)=716=\$t1(358)+\$t1(358)



這邊跟剛剛一樣會有 hazard，也是用一樣的处理方式，但這是屬於特別版，所以會有 stall 產生

Module 程式碼

a. Adder

```
1 module Adder(  
2     input [31:0] data1, //Number1  
3     input [31:0] data2, //Number2  
4     output [31:0] data_o //Result  
5 );  
6  
7 assign data_o=data1+data2; //Function  
8  
9 endmodule
```

這部分與上次 module 相同

b. ALU

```
1 module ALU(  
2     input [31:0] Source1, //Register1 input  
3     input [31:0] Source2, //Register2 input  
4     input [5:0] operation, //Operation code  
5     input [4:0] shamt, //Shift amount  
6     output reg [31:0] result, //Result output  
7     output zero, //Zero flag  
8     output reg carry //Carry flag  
9 );  
10  
11 assign zero=(result==0)?1:0; //If the result is zero, the zero flag is 1  
12  
13 always@(Source1 or Source2 or operation or shamt) begin  
14     case(operation[5:0]) //Identify function code  
15         6'd27: {carry, result} <= Source1 + Source2; //Function ADD  
16         6'd28: result <= Source1 - Source2; //Function SUB  
17         6'd29: result <= Source1 >> shamt; //Function SRL  
18         6'd30: result <= Source1 << shamt; //Function SLL  
19         6'd31: result <= Source1 ^ Source2; //Function XOR  
20         6'd32: result <= Source1 & Source2; //Function AND  
21         6'd33: result <= (Source1 < Source2) ? 32'd1 : 32'd0; //Function slt  
22         default: result <= result; //If function code no match, maintain the result  
23     endcase  
24 end  
25  
26 initial begin //initial value  
27     result = 32'd0;  
28     carry = 0;  
29 end
```

這部分與上次 module 相同

c. ALUctrl

```

1 module ALUctrl(
2     input [5:0] funct, //the instruction last 6 bits
3     input [2:0] ALUOp, //the signal from controller
4     output reg [5:0] operation //the signal to the ALU operation
5 );
6
7 always@(funct or ALUOp)begin
8     case(ALUOp) //identify the signal of controller is what type
9         3'b010:begin //R-Type
10             case(funct)
11                 6'd21:operation=6'd27; //ADD
12                 6'd22:operation=6'd28; //SUB
13                 6'd23:operation=6'd29; //SRL
14                 6'd24:operation=6'd30; //SLL
15                 6'd25:operation=6'd31; //XOR
16                 6'd26:operation=6'd32; //AND
17                 6'd27:operation=6'd33; //SLT
18             endcase
19         end
20         3'b000:operation=6'd27; //Type of LW SW addi
21         3'b001:operation=6'd28; //Type of subi
22         3'b101:operation=6'd28; //type of beq
23     endcase
24 end
25 initial begin //initial value
26     operation=6'd0;
27 end
28 endmodule

```

這部分與上次 module 相同

d. Control

```

C:/altera/14.1/ModelSim_Lab_3/Control.v (/tb_PipelineCPU/PipelineCPU/ctrl) - Default
Ln#
1 module Control(
2     input [5:0] Op, //the instruction first 6bits
3     output reg [2:0] ALUOp, //the signal for ALUctrl
4     output reg RegDst, //the signal for RD_address
5     output reg MemRead, //the signal for memory read or not
6     output reg MemtoReg, //the signal for which data(ALU result or memory data) is write data in RF
7     output reg MemWrite, //the signal for memory write or not
8     output reg ALUSrc, //the signal for confirm ALU source2
9     output reg RegWrite, //the signal for register write or not
10 );
11 always@(Op)begin
12     ALUOp=3'd0;
13     RegDst=0;
14     MemRead=0;
15     MemWrite=0;
16     ALUSrc=0;
17     RegWrite=0;
18     MemtoReg=0;
19     case(Op)
20         6'd8: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b000_0_0_0_0_1_1; //setting of addi
21         6'd9: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b001_0_0_0_0_1_1; //setting of subi
22         6'd20: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b010_1_0_0_0_0_1; //setting of R-type
23         6'd35: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b000_0_1_1_0_1_1; //setting of LW
24         6'd43: (ALUOp, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite)=11'b000_0_0_0_1_1_0; //setting of SW
25     endcase
26 end
27
28 initial begin //initial value
29     ALUOp=3'd0;
30     RegDst=0;
31     MemRead=0;
32     MemWrite=0;
33     ALUSrc=0;
34     RegWrite=0;
35     MemtoReg=0;
36 end
37 endmodule
38

```

這部分與上次 module 類似 只差在這次沒有 Jump 和 branch 訊號

e.DM

```

C:/altera/14.1/ModelSim_Lab_3/DM.v (/tb_PipelineCPU/PipelineCPU/DM) - Default
Ln#
1 module DM(
2     input clk,//Clock
3     input [31:0] Address,//Memory address
4     input [31:0] data,//Memory data by address
5     input MemRead,//Control output data
6     input MemWrite,//Control input data
7     output reg [31:0] DM_data//output data
8 );
9     integer i;//For initial
10    reg[7:0]Memdata[127:0];//Creat 128 memory address each address is 8-bit
11
12    always@(negedge clk or Address)begin//Write data in the memory
13        if(MemWrite) Memdata[Address], Memdata[Address+1], Memdata[Address+2], Memdata[Address+3] <= data;
14    end
15    always@(posedge clk or Address)begin//Read data
16        DM_data <= {Memdata[Address], Memdata[Address+1], Memdata[Address+2], Memdata[Address+3]};
17    end
18
19    initial begin//initial value
20        DM_data=32'd0;
21        for(i=0;i<=127;i=i+1)begin
22            Memdata[i] = 8'b0;
23        end
24    end
25 endmodule

```

這部分與上次 module 相同

f.EX_MEM

```

C:/altera/14.1/ModelSim_Lab_3/EX_MEM.v (/tb_PipelineCPU/PipelineCPU/EX_MEM) - Default
Ln#
1 module EX_MEM(
2     input [31:0] ALU_result_in,//input of ALU Result
3     input [31:0] RI_data_in,//input of RI data
4     input [4:0] Write_Address_in,//input of the address which will be written in
5     input RegWrite_in,//input of the signal for register write or not
6     input MemtoReg_in,//input of the signal for which data(ALU result or memory data) is write data in RF
7     input MemRead_in,//input of the signal for memory read or not
8     input MemWrite_in,//input of the signal for memory write or not
9     input clk,//clock
10    output reg [31:0] ALU_result_out,//output from EX_MEM Register
11    output reg [31:0] RI_data_out,//output from EX_MEM Register
12    output reg [4:0] Write_Address_out,//output from EX_MEM Register
13    output reg RegWrite_out,//output from EX_MEM Register
14    output reg MemtoReg_out,//output from EX_MEM Register
15    output reg MemRead_out,//output from EX_MEM Register
16    output reg MemWrite_out//output from EX_MEM Register
17 );
18
19    reg [31:0] ALU_result;//Register for store data
20    reg [31:0] RI_data;//Register for store data
21    reg [4:0] Write_Address;//Register for store data
22    reg RegWrite;//Register for store data
23    reg MemtoReg;//Register for store data
24    reg MemRead;//Register for store data
25    reg MemWrite;//Register for store data

```

```

C:/altera/14.1/ModelSim_Lab_3/EX_MEM.v (/tb_PipelineCPU/PipelineCPU/EX_MEM) - Default
Ln#
26 always@(posedge clk)begin//let output data equal Register data
27     ALU_result_out<=ALU_result;
28     RI_data_out<=RI_data;
29     Write_Address_out<=Write_Address;
30     RegWrite_out<=RegWrite;
31     MemtoReg_out<=MemtoReg;
32     MemRead_out<=MemRead;
33     MemWrite_out<=MemWrite;
34 end
35 always@(ALU_result_in or RI_data_in or Write_Address_in or RegWrite_in or MemtoReg_in or MemRead_in or MemWrite_in)begin//read data in register
36     ALU_result<=ALU_result_in;
37     RI_data<=RI_data_in;
38     Write_Address<=Write_Address_in;
39     RegWrite<=RegWrite_in;
40     MemtoReg<=MemtoReg_in;
41     MemRead<=MemRead_in;
42     MemWrite<=MemWrite_in;
43 end
44 initial begin
45     ALU_result=32'd0;
46     RI_data=32'd0;
47     Write_Address=5'd0;
48     RegWrite=0;
49     MemtoReg=0;
50     MemRead=0;
51     MemWrite=0;

```

```

53     ALU_result_out=32'd0;
54     RT_data_out=32'd0;
55     Write_Address_out=5'd0;
56     RegWrite_out=0;
57     MemtoReg_out=0;
58     MemRead_out=0;
59     MemWrite_out=0;
60 end
61 endmodule
62

```

這部分是因為 pipeline 需要所以加上去當暫存器使用，但想法也非常簡單，只要考慮好甚麼時候存進暫存器，甚麼時候要讓暫存器的值讀出，這樣就可以搞定了

g. Forwarding

```

C:/altera/14.1/ModelSim_Lab_3/Forwarding.v (/tb_PipelineCPU/PipelineCPU/Forwarding) - Default
Ln#
1 module Forwarding(
2     input [4:0]ID_EX_RSAddress,//ID_EX_RS
3     input [4:0]ID_EX_RTAddress,//ID_EX_RT
4     input [4:0]EX_MEM_WriteAddress,//EX_MEM_RD
5     input [4:0]MEM_WB_WriteAddress,//MEM_WB_RD
6     input EX_MEM_RegWrite,//EX_MEM_RegWrite signal
7     input MEM_WB_RegWrite,//MEM_WB_RegWrite signal
8     output reg [1:0] ForwardA,//MUX select
9     output reg [1:0] ForwardB//MUX select
10 );
11 always@(ID_EX_RSAddress or ID_EX_RTAddress or EX_MEM_WriteAddress or MEM_WB_WriteAddress or EX_MEM_RegWrite or MEM_WB_RegWrite)begin
12     ForwardA=2'b00;
13     ForwardB=2'b00;
14     if(EX_MEM_RegWrite&&(EX_MEM_WriteAddress!= 5'd0)&&(EX_MEM_WriteAddress==ID_EX_RSAddress)) ForwardA=2'b10;//EX Hazard
15     if(MEM_WB_RegWrite&&(MEM_WB_WriteAddress!= 5'd0)&&(EX_MEM_WriteAddress!=ID_EX_RSAddress)&&(MEM_WB_WriteAddress==ID_EX_RSAddress)) ForwardA=2'b01;//MEM Hazard
16     if(EX_MEM_RegWrite&&(EX_MEM_WriteAddress!= 5'd0)&&(EX_MEM_WriteAddress==ID_EX_RTAddress)) ForwardB=2'b10;//EX Hazard
17     if(MEM_WB_RegWrite&&(MEM_WB_WriteAddress!= 5'd0)&&(EX_MEM_WriteAddress!=ID_EX_RTAddress)&&(MEM_WB_WriteAddress==ID_EX_RTAddress)) ForwardB=2'b01;//MEM Hazard
18
19 end
20 endmodule

```

這部分是上課有教過的部分，就是為了要處理 hazard 的問題，也是只要依照上課所講的那樣下去做處理，很快就可以解決

h. Hazard_detection

```

C:/altera/14.1/ModelSim_Lab_3/Hazard_detection.v (/tb_PipelineCPU/PipelineCPU/Hazard_detection) - Default
Ln#
1 module Hazard_detection(
2     input [4:0]IF_ID_RSAddress,//IF_ID_RS
3     input [4:0]IF_ID_RTAddress,//IF_ID_RT
4     input [4:0]ID_EX_RTAddress,//ID_EX_RT
5     input ID_EX_MemRead,//ID_EX_MemRead
6     input ID_EX_MemWrite,//ID_EX_MemWrite
7     output reg Flashctrl,//signal to flash control signal
8     output reg PCWrite,//control PC write in or not
9     output reg IF_ID_Write//control IF_ID write in or not
10 );
11
12 always@(IF_ID_RSAddress or IF_ID_RTAddress or ID_EX_RTAddress or ID_EX_MemRead or ID_EX_MemWrite)begin
13     Flashctrl=0;
14     PCWrite=1;
15     IF_ID_Write=1;
16     if(ID_EX_MemRead && ((ID_EX_RTAddress == IF_ID_RSAddress)|(ID_EX_RTAddress==IF_ID_RTAddress)))begin//LW Data Hazard
17         Flashctrl=1;
18         PCWrite=0;
19         IF_ID_Write=0;
20     end
21 end
22 initial begin
23     Flashctrl=0;
24     PCWrite=1;
25     IF_ID_Write=1;
26 end
27 endmodule

```

這部分是延伸上面那部分用的，一樣是為了處理 hazard 的，而這個部分是因為 LW 需要 stall 一個 Cycle 的時間，所以必須利用這個去處理 stall 的問題

i. ID_EX

```

C:/altera/14.1/ModelSim_Lab_3/ID_EX.v (/tb_PipelineCPU/PipelineCPU/ID_EX) - Default
Ln#
1  module ID_EX(
2      input [31:0] RS_data_in, //input of data
3      input [31:0] RT_data_in, //input of data
4      input [31:0] immediate_in, //input of data
5      input [4:0] shamt_in, //input of data
6      input [5:0] funct_in, //input of data
7      input [4:0] RS_Address_in, //input of data
8      input [4:0] RT_Address_in, //input of data
9      input [4:0] RD_Address_in, //input of data
10     input [8:0] Ctrl, //input of control signal
11     input clk, //clock
12     output reg [31:0] RS_data_out, //output data
13     output reg [31:0] RT_data_out, //output data
14     output reg [31:0] immediate_out, //output data
15     output reg [4:0] shamt_out, //output data
16     output reg [5:0] funct_out, //output data
17     output reg [4:0] RS_Address_out, //output data
18     output reg [4:0] RT_Address_out, //output data
19     output reg [4:0] RD_Address_out, //output data
20     output reg RegWrite_out, //output control signal
21     output reg MemtoReg_out, //output control signal
22     output reg MemRead_out, //output control signal
23     output reg MemWrite_out, //output control signal
24     output reg [2:0] ALUOp_out, //output control signal
25     output reg RegDst_out, //output control signal
26     output reg ALUSrc_out, //output control signal
27 );
28
29     reg MemRead; //to store control signal
30     reg MemWrite; //to store control signal
31     reg [4:0] RT_Address; //store data
32     reg [31:0] RS_data; //store data
33     reg [31:0] RT_data; //store data
34     reg [31:0] immediate; //store data
35     reg [4:0] shamt; //store data
36     reg [5:0] funct; //store data
37     reg [4:0] RS_Address; //store data
38     reg [4:0] RD_Address; //store data
39     reg RegWrite; //to store control signal
40     reg MemtoReg; //to store control signal
41     reg [2:0] ALUOp; //to store control signal
42     reg RegDst; //to store control signal
43     reg ALUSrc; //to store control signal
44
45     always@(posedge clk) begin //let output data equal Register data
46         RS_data_out<=RS_data;
47         RT_data_out<=RT_data;
48         immediate_out<=immediate;
49         shamt_out<=shamt;
50         funct_out<=funct;
51         RS_Address_out<=RS_Address;
52         RT_Address_out<=RT_Address;
53         RD_Address_out<=RD_Address;
54         RegWrite_out<=RegWrite;
55         MemtoReg_out<=MemtoReg;
56         MemRead_out<=MemRead;
57         MemWrite_out<=MemWrite;
58         ALUOp_out<=ALUOp;
59         RegDst_out<=RegDst;
60         ALUSrc_out<=ALUSrc;
61     end
62
63     always@(RS_data_in or RT_data_in or immediate_in or shamt_in or funct_in or RS_Address_in or RT_Address_in or RD_Address_in or Ctrl) begin //read data in register
64         RS_data<=RS_data_in;
65         RT_data<=RT_data_in;
66         immediate<=immediate_in;
67         shamt<=shamt_in;
68         funct<=funct_in;
69         RS_Address<=RS_Address_in;
70         RT_Address<=RT_Address_in;
71         RD_Address<=RD_Address_in;
72         RegWrite<=Ctrl[8];
73         MemtoReg<=Ctrl[7];
74         MemRead<=Ctrl[6];
75         MemWrite<=Ctrl[5];
76         ALUOp<=Ctrl[4:2];
77         RegDst<=Ctrl[1];
78         ALUSrc<=Ctrl[0];
79     end

```

```

78  initial begin
79      RS_data=32'd0;
80      RT_data=32'd0;
81      immediate=32'd0;
82      shamt=5'd0;
83      funct=6'd0;
84      RS_Address=5'd0;
85      RT_Address=5'd0;
86      RD_Address=5'd0;
87      RegWrite=0;
88      MemtoReg=0;
89      MemRead=0;
90      MemWrite=0;
91      ALUOp=3'd0;
92      RegDst=0;
93      ALUSrc=0;
94      RS_data_out=32'd0;
95      RT_data_out=32'd0;
96      immediate_out=32'd0;
97      shamt_out=5'd0;
98      funct_out=6'd0;
99      RS_Address_out=5'd0;
100     RT_Address_out=5'd0;
101     RD_Address_out=5'd0;
102     RegWrite_out=0;
103     MemtoReg_out=0;
104     MemRead_out=0;
105     MemWrite_out=0;
106     ALUOp_out=3'd0;
107     RegDst_out=0;
108     ALUSrc_out=0;
109  end
110  endmodule

```

這部分與剛剛的 EX_MEM 大同小異，而程式碼看起來比較多是因為這部分屬於比較前面，所以有很多的資料還沒處理以及訊號線

j. IF_ID

```

M C:/altera/14.1/ModelSim_Lab_3/IF_ID.v (/tb_PipelineCPU/PipelineCPU/IF_ID) - Default
Ln#
1  module IF_ID(
2      input [31:0] Instruction_in, //input instruction
3      input clk, //clock
4      input IF_ID_Write, //signal of Writing or not
5      output reg [31:0] Instruction_out //output instruction
6  );
7
8      reg [31:0] IF_ID_reg; //store instruction
9
10     always@(posedge clk) begin //let output data equal Register data
11         Instruction_out<=IF_ID_reg;
12     end
13     always@(Instruction_in) begin //read data in register
14         IF_ID_reg<=Instruction_in;
15     end
16     always@(negedge IF_ID_Write) begin //let output equal 0
17         Instruction_out<=32'd0;
18     end
19     initial begin
20         IF_ID_reg=32'd0;
21         Instruction_out=32'd0;
22     end
23 endmodule

```

這部分算是滿重要的 register，他跟上面兩個大同小異，只差在因為 stall 的時候我必須將這個 register 清空，以免在後面的 forwarding 會有出錯的機率

k.IM

```
C:/altera/14.1/ModelSim_Lab_3/IM.v (/tb_PipelineCPU/PipelineCPU/IM) - Default
Ln#
1 module IM(
2     input [31:0] Addr_in, //the value is the address of running instruction
3     input clk, //clock
4     output reg [31:0] Instruction //run instruction
5 );
6     integer i;
7     reg [31:0] Instr[199:0]; //Creat 200 Instruction address each is 32-bit
8
9
10 always@(posedge clk or Addr_in)begin
11     Instruction=Instr[Addr_in/4]; //the address of instruction is 4times
12 end
13
14 initial begin
15     for(i=0;i<200;i=i+1)begin
16         Instr[i]=32'd0;
17     end
18     Instr[0]=32'b010100_01001_01001_01000_00000_010101; //add $t0, $t1, $t1
19     Instr[1]=32'b010100_01010_01100_01001_00000_010110; //sub $t1, $t2, $t4
20     Instr[2]=32'b010100_01101_00000_01100_00010_010111; //srl $t4, $t5, 2
21     Instr[3]=32'b010100_01110_00000_01110_00100_011000; //sll $t6, $t6, 4
22     Instr[4]=32'b010100_01001_01010_01011_00000_011001; //xor $t3, $t1, $t2
23     Instr[5]=32'b010100_01010_01100_01101_00000_011010; //and $t5, $t4, $t2
24
25     Instr[6]=32'b101011_01111_01000_000000000000010; //sw $t0, 2($t7)
26     Instr[7]=32'b100011_01111_10011_0000000000000010; //lw $s3, 2($t7)
27     Instr[8]=32'b101011_01111_10100_0000000000000100; //sw $s4, 4($t7)
28     Instr[9]=32'b101011_01010_01000_0000000000000010; //sw $t0, 2($t2)
29     Instr[10]=32'b100011_01010_10100_0000000000000011; //lw $s4, 3($t2)
30
31     Instr[11]=32'b010100_01101_01100_01110_00000_010101; //add $t6, $t5, $t4
32     Instr[12]=32'b010100_01110_01101_01111_00000_010110; //sub $t7, $t6, $t5
33     Instr[13]=32'b010100_01110_01111_01011_00000_010101; //add $t3, $t6, $t7
34     Instr[14]=32'b100011_01010_10001_0000000000000010; //lw $s1, 2($t2)
35     Instr[15]=32'b101011_01101_10001_0000000000000010; //sw $s1, 2($t5)
36     Instr[16]=32'b100011_01101_01001_0000000000000010; //lw $t1, 2($t5)
37     Instr[17]=32'b010100_01001_01001_01010_00000_010101; //add $t2, $t1, $t1
38 end
39 endmodule
```

這部分與上次的幾乎一模一樣，只修改了 Instruction 的部分

l.MEM_WB

```
C:/altera/14.1/ModelSim_Lab_3/MEM_WB.v (/tb_PipelineCPU/PipelineCPU/MEM_WB) - Default
Ln#
1 module MEM_WB(
2     input [31:0] DM_data_in, //input data
3     input [31:0] ALU_result_in, //input data
4     input [4:0] Write_Address_in, //input data
5     input MemtoReg_in, //input control signal
6     input RegWrite_in, //input control signal
7     input clk, //clock
8     output reg [31:0] DM_data_out, //output data
9     output reg [31:0] ALU_result_out, //output data
10    output reg [4:0] Write_Address_out, //output data
11    output reg MemtoReg_out, //output control signal
12    output reg RegWrite_out, //output control signal
13 );
14    reg [31:0] DM_data; //store data
15    reg [31:0] ALU_result; //store data
16    reg [4:0] Write_Address; //store data
17    reg MemtoReg; //store control signal
18    reg RegWrite; //store control signal
19
20    always@(posedge clk)begin //let output data equal Register data
21        DM_data_out<=DM_data;
22        ALU_result_out<=ALU_result;
23        Write_Address_out<=Write_Address;
24        MemtoReg_out<=MemtoReg;
25        RegWrite_out<=RegWrite;
26    end
27    always@(DM_data_in or ALU_result_in or Write_Address_in or MemtoReg_in or RegWrite_in)begin //read data in register
28        DM_data<=DM_data_in;
29        ALU_result<=ALU_result_in;
30        Write_Address<=Write_Address_in;
31        MemtoReg<=MemtoReg_in;
32        RegWrite<=RegWrite_in;
33    end
```

```

34 initial begin
35     DM_data<=32'd0;
36     ALU_result<=32'd0;
37     Write_Address<=5'd0;
38     MemtoReg<=0;
39     RegWrite<=0;
40
41     DM_data_out<=32'd0;
42     ALU_result_out<=32'd0;
43     Write_Address_out<=5'd0;
44     MemtoReg_out<=0;
45     RegWrite_out<=0;
46 end
47 endmodule

```

這部分就與前面的 register 一樣，就是為了 pipeline 使用，不讓資料繼續走下去

m.MUX5b

```

1 module MUX5b(
2     input [4:0] data1,//value1
3     input [4:0] data2,//value2
4     input select,//control
5     output [4:0] data_o//output
6 );
7 assign data_o=(select)?data1:data2;//if select is 1,output is data1.if select is 0,output is data2.
8
9
10 endmodule

```

這部分與上次 module 相同

n. MUX5b

```

C:/altera/14.1/ModelSim_Lab_3/MUX9b.v (/tb_PipelineCPU/PipelineCPU/MUX_ID) - Default
Ln#
1 module MUX9b(
2     input [8:0] data1,//value1
3     input [8:0] data2,//value2
4     input select,//control
5     output [8:0] data_o//output
6 );
7 assign data_o=(select)?data1:data2;//if select is 1,output is data1.if select is 0,output is data2.
8
9
10 endmodule

```

這部分跟上次 module 差不多，只差在 bit 數不同

o.MUX32b

```

1 module MUX32b(
2     input [31:0] data1,//value1
3     input [31:0] data2,//value2
4     input select,//control
5     output [31:0] data_o//output
6 );
7 assign data_o=(select)? data1:data2;//if select is 1,output is data1.if select is 0,output is data2.
8
9
10 endmodule

```

這部分與上次 module 相同

p. MUX32b_3to1

```
M C:/altera/14.1/ModelSim_Lab_3/MUX32b_3to1.v (/tb_PipelineCPU/PipelineCPU/MUX_EX2) - Default
Ln#
1 module MUX32b_3to1(
2     input [31:0] data1, //value1
3     input [31:0] data2, //value2
4     input [31:0] data3, //value3
5     input [1:0] select, //control
6     output [31:0] data_o //output
7 );
8 assign data_o=(select==2'd0)? data1:(select==2'd1)? data2:data3; //if select is 00,output is data1.if select is 01,output is data2.if select is 10,output is data3.
9
10 endmodule
```

這部分跟上次 module 也差不多，只是 MUX 選擇線變多

q.PC

```
M C:/altera/14.1/ModelSim_Lab_3/PC.v (/tb_PipelineCPU/PipelineCPU/PC) - Default
Ln#
1 module PC(
2     input [31:0] Next_Instruction, //addr_in
3     input PCWrite, //control signal
4     input clk, //clock
5     output reg [31:0] Instruction_Address //Instruction_Address
6 );
7
8 always@(posedge clk)begin //read addr_in
9     Instruction_Address<=Next_Instruction;
10 end
11 always@(negedge PCWrite)begin //if Hazard we need to read Instruction again
12     Instruction_Address<=Instruction_Address-4;
13 end
14 endmodule
```

這部分是 Program Counter，基本上就是加 4，但遇到 stall 時就要處理，我方法是 output-4 這樣也可以達到 stall 的效果

r.RF

```
M C:/altera/14.1/ModelSim_Lab_3/RF.v (/tb_PipelineCPU/PipelineCPU/RF) - Default
Ln#
1 module RF(
2     input clk, //Clock
3     input RegWrite, //The signal of write in register or not
4     input [4:0] RS_Address, //The address of register1
5     input [4:0] RT_Address, //The address of register2
6     input [4:0] RD_Address, //The address of register write in
7     output reg [31:0] RSdata, //The data of register1
8     output reg [31:0] RTdata, //The data of register2
9     input [31:0] RDdata //The data of register write in
10 );
11
12 reg [31:0] register[31:0]; //Creat 32 registers
13
14 always@(negedge clk)begin
15     RSdata<=register[RS_Address]; //Read the data of register1 at the address1
16     RTdata<=register[RT_Address]; //Read the data of register2 at the address2
17 end
18 always@(RD_Address)begin
19     if(RegWrite) register[RD_Address]=RDdata; //Write data in the register at the address
20 end
21
22 initial begin //initial RF
23     register [0]= 32'd0;
24     register [1]= 32'd11;
25     register [2]= 32'd370;
26     register [3]= 32'd183;
27     register [4]= 32'd91;
28     register [5]= 32'd234;
29     register [6]= 32'd53;
30     register [7]= 32'd124;
31     register [8]= 32'd317;
32     register [9]= 32'd179;
33     register [10]= 32'd101;
```

這部分與上次相同

s.SE

```
1 module SE(  
2     input [15:0] data_i, //input 16-bit  
3     output [31:0] data_o //output 32-bit  
4 );  
5  
6 assign data_o={16'd0, data_i};  
7  
8 endmodule
```

這部分與上次相同

t. PipelineCPU

```
M C:/altera/14.1/ModelSim_Lab_3/PipelineCPU.v (/tb_PipelineCPU/PipelineCPU) - Default  
Ln#  
1 module PipelineCPU(  
2     input [31:0] Addr_in, //run instruction address  
3     input clk, //clock  
4     output [31:0] Addr_o //next instruction address  
5 );  
6 wire [31:0] Instruction_Address; //from PC output  
7 wire [31:0] RSdata; //the data of Register1  
8 wire [31:0] RTdata; //the data of Register2  
9 wire [31:0] RDdata; //input data to RF  
10 wire [31:0] Instruction; //Instruction  
11 wire [31:0] ALUSrc1; //ALU Source1  
12 wire [31:0] ALUSrc2; //ALU Source2  
13 wire [31:0] IF_ID_Instruction; //output IF_ID  
14 wire IF_ID_Write; //IF_ID Control signal  
15 wire PCWrite; //PC Control signal  
16 wire Flashctrl; //Hazard control signal to clean control signal  
17 wire [8:0] Ctrl; //Control Signal  
18 wire [31:0] ID_EX_RS_data; //ID_EX output RS  
19 wire [31:0] ID_EX_RT_data; //ID_EX output RT  
20 wire [31:0] ID_EX_immediate; //ID_EX output  
21 wire [4:0] ID_EX_shamt; //ID_EX output  
22 wire [5:0] ID_EX_func; //ID_EX output  
23 wire [4:0] ID_EX_RS_Address; //ID_EX output RS Address  
24 wire [4:0] ID_EX_RT_Address; //ID_EX output RT Address  
25 wire [4:0] ID_EX_RD_Address; //ID_EX output RD Address  
26 wire [2:0] ID_EX_ALUOp; //ID_EX output Control signal  
27 wire ID_EX_RegDst; //ID_EX output Control signal  
28 wire ID_EX_MemRead; //ID_EX output Control signal  
29 wire ID_EX_MemtoReg; //ID_EX output Control signal  
30 wire ID_EX_MemWrite; //ID_EX output Control signal  
31 wire ID_EX_ALUSrc; //ID_EX output Control signal  
32 wire ID_EX_RegWrite; //ID_EX output Control signal
```

```

33 wire [31:0]immediate;//SE output
34 wire [5:0]operation;//ALU operation
35 wire [2:0]ALUOp;//the signal for ALU Op
36 wire RegDst;//the signal for RD address
37 wire MemRead;//the signal for memory read or not
38 wire MemtoReg;//the signal for which data(ALU result or memory data) is write data in RF
39 wire MemWrite;//the signal for memory write or not
40 wire ALUSrc;//the signal for confirm ALU source2
41 wire RegWrite;//the signal for register write or not
42 wire [4:0]Write_Address;//the write in address
43 wire [31:0]ALUResult;//ALU Result
44 wire [31:0]EX_MEM_ALUResult;//EX_MEM output ALUResult
45 wire zero;//ALU flag
46 wire carry;//ALU flag
47 wire [1:0]ForwardA;//selet
48 wire [1:0]ForwardB;//selet
49 wire [31:0]ForwardB_data;//ForwardB_data
50 wire [31:0]EX_MEM_RT_data;//EX_MEM output data
51 wire [4:0]EX_MEM_Write_Address;//EX_MEM output address to write in
52 wire EX_MEM_RegWrite;//EX_MEM Control signal
53 wire EX_MEM_MemtoReg;//EX_MEM Control signal
54 wire EX_MEM_MemRead;//EX_MEM Control signal
55 wire EX_MEM_MemWrite;//EX_MEM Control signal
56 wire [31:0]DM_data;//data from memory
57 wire [4:0]MEM_WB_Write_Address;//MEM_WB output address to write in
58 wire [31:0]MEM_WB_DM_data;//MEM_WB output data
59 wire [31:0]MEM_WB_ALUResult;//MEM_WB output data
60 wire MEM_WB_RegWrite;//MEM_WB Control signal
61 wire MEM_WB_MemtoReg;//MEM_WB Control signal

```

```

63 PC PC(Addr_in,PCWrite,clk,Instruction_Address);
64 Adder Adder(32'd4,Instruction_Address,Addr_o);
65 IM IM(Instruction_Address,clk,Instruction);
66 IF_ID IF_ID(Instruction,clk,IF_ID_Write,IF_ID_Instruction);
67
68 Hazard detection Hazard detection(IF_ID_Instruction[25:21],IF_ID_Instruction[20:16],ID_EX_RT_Address,
72 Control ctrl(IF_ID_Instruction[31:26],ALUOp,RegDst,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite);
73 MUX9b MUX_ID(9'd0,[RegWrite,MemtoReg,MemRead,MemWrite,ALUOp,RegDst,ALUSrc],Flashctrl,Ctrl);
74 RF RF(clk,MEM_WB_RegWrite,IF_ID_Instruction[25:21],IF_ID_Instruction[20:16],MEM_WB_Write_Address,RSdata,RTdata,RDdata);
75 SE SE(IF_ID_Instruction[15:0],immediate);
76 ID_EX ID_EX(RSdata,RTdata,immediate,IF_ID_Instruction[10:6],IF_ID_Instruction[5:0],IF_ID_Instruction[25:21],IF_ID_Instruction[20:16],IF_ID_Instruction[15:11],
81
82 MUX32b_3to1 MUX_EX1(ID_EX_RS_data,RDdata,EX_MEM_ALUResult,ForwardA,ALUSrc1);
83 MUX32b_3to1 MUX_EX2(ID_EX_RT_data,RDdata,EX_MEM_ALUResult,ForwardB,ForwardB_data);
84 MUX32b MUX_EX3(ID_EX_immediate,ForwardB_data,ID_EX_ALUSrc,ALUSrc2);
85 ALUctrl ALUctrl(ID_EX_funct,ID_EX_ALUOp,operation);
86 ALU ALU(ALUSrc1,ALUSrc2,operation,ID_EX_shamt,ALUResult,zero,carry);
87 MUX5b MUX_EX4(ID_EX_RD_Address,ID_EX_RT_Address,ID_EX_RegDst,Write_Address);
88 Forwarding Forwarding(ID_EX_RS_Address,ID_EX_RT_Address,EX_MEM_Write_Address,MEM_WB_Write_Address,
91 EX_MEM_EX_MEM(ALUResult,ForwardB_data,Write_Address,ID_EX_RegWrite,ID_EX_MemtoReg,ID_EX_MemRead,ID_EX_MemWrite,clk,
101
102 DM DM(clk,EX_MEM_ALUResult,EX_MEM_RT_data,EX_MEM_MemRead,EX_MEM_MemWrite,DM_data);
103 MEM_WB MEM_WB(DM_data,EX_MEM_ALUResult,EX_MEM_Write_Address,EX_MEM_MemtoReg,EX_MEM_RegWrite,clk,
108
109 MUX32b MUX_WB(MEM_WB_DM_data,MEM_WB_ALUResult,MEM_WB_MemtoReg,RDdata);
110
111 endmodule

```

最後 PipelineCPU 就做出來了，只要按造接線圖將以上的 Module 接起來，還有一些線路的定義做好，這部分就只剩接線要接對，其他沒甚麼大問題，當然這次因為使用 pipeline 的關係所以線會很多，因此從這邊就可以知道變數名稱很重要，先不要管別人看不看得懂，但自己千萬不可以被搞亂

u. tb_PipelineCPU

```

C:/altera/14.1/ModelSim_Lab_3/tb_PipelineCPU.v (/tb_PipelineCPU) - Default
Ln#
1  `timescale 1ns/1ns
2  module tb_PipelineCPU();
3
4      reg [31:0] Addr_in;
5      reg clk;
6      wire [31:0] Addr_o;
7
8      PipelineCPU PipelineCPU(Addr_in,clk,Addr_o);
9
10  initial begin
11      clk=1;
12      Addr_in=32'd0;
13      #500    $finish;
14  end
15  always begin//Creat a clock which the period is 10ns and the duty cycle is 50%
16      #5      clk=~clk;
17  end
18  always begin
19      #10 Addr_in=Addr_o;
20  end
21  endmodule

```

這是最後測試的 testbench，而寫法也很簡單，跟上次差不多，只是我改變成我習慣的正緣觸發方式