

RM67162 Data Sheet

Single Chip Driver with 16.7M color for 480RGBx480 OLED driver

Revision: 0.5

Date : Feb 15, 2016



Revision History

Version Date		Description	Page	Modified By	Checked By
0.0	2014/12/15	First Release		CL Hou	Бу
	2014/12/26	Modify Pad Diagram: BUMP dimension & coordinate	136	CL Hou	
0.2	2015/01/23	Update CMD list & description Update alignment mark coordinate	39 133	CL Hou	
	2015/01/30	Update Deep standby mode notice. Update power on sequence to add Tini>1ms.	94 131	CL Hou	
0.3	2015/05/22	Define SPI interface waveform 5.2 16-Bit Serial Interface 5.3 3-wire/4-wire SPI Interface		Dylan Lee	
	2015/05/22	Update set_DSI Mode define (C200)	110	Howard Hsiung	
	2015/06/09	Update Output voltage levels:VGHR,VGLR	6 8	Howard Hsiung	
0.4	2015/07/22	Update Read Display Pixel Format (0C00) Interface Pixel Format (3A00)	48 89	Howard Hsiung	
	2015/12/24	Modify Input pin to select HSSI_D0/D1 data lane sequence and polarity in DSWAP=1, PSWAP=1 condition.	12	Howard Hsiung	
		Modify Logic / interface power supply voltage VDDI = 1.65V ~ 3.3V	6 8	Howard Hsiung	
		Add register SPI_WRAM (C400)	113	Howard Hsiung	
0.5	2016/02/15	Add High brightness mode (B000)	112	Howard Hsiung	



Table of Contents

Tab	le of (Contents							
1.		General Description							
2.		Features							
3.		Block Diagram9							
4.		Pin Description							
	4.1	Power Supply Pins	10						
	4.2	Interface Pins							
	4.3	MIPI Interface Pins							
	4.4	Interface Logic Pins							
	4.5	Driver Output Pins (Pins for Panel)							
	4.6	DC/DC Convert Pins							
	4.7	Test Pins							
5.		Function Description							
	5.1	Interface Type Selection	17						
	5.2	16-Bit Serial Interface	18						
	U. <u>_</u>	5.2.1 Write Cycle and Sequence							
		5.2.2 Read Cycle and Sequence							
	5.3	3-wire/4-wire SPI Interface							
	5.3.1								
	5.3.2								
	0.0.2	5.3.3 Break and Pause Sequence							
	5.4	Display Serial Interface (DSI)	2.2						
	J. 1	5.3.1 DSI Protocol	25						
		5.3.2 Processor to Peripheral Transactions	27						
		5.3.3 Peripheral-to-Processor LP Transmission	32						
		5.3.4 Error Report Format							
		5.3.5 Peripheral-to-Processor Transaction – Detail Format Description							
		5.3.6 DSI Video Mode Interface Timing							
		5.3.7 Error Correction Code (ECC)							
		5.3.8 Notice							
	5.5	Tearing Effect Output							
	0.0	5.4.1 Tearing Effect Line Mode							
		5.4.2 Tearing Effect Line Timing							
6.		Command							
0.	6.1	Command List	41						
	6.2	Command Description							
	0.2	NOP (0000h)							
		SWRESET(0100h): Software Reset							
		RDDID(0400h~0402h): Read Display ID							
		RDNUMED(0500h): Read Number of Errors on DSI.							
		RDDPM (0A00h): Read Display Power Mode							
		RDDMADCTR (0B00h): Read Display MADCTR							
		RDDCOLMOD (0C00h): Read Display Pixel Format							
		RDDIM (0D00h): Read Display I nati Torinat							
		RDDSM (0E00h): Read Display Signal Mode							
		RDDSDR (0E001): Read Display Signal Wode RDDSDR (0F00h): Read Display Self-Diagnostic Result							
		SLPIN (1000h): Sleep In							
		SLPOUT (1100h): Sleep Out							
		PTLON (1200h): Partial Display Mode On							
		NORON (1300h): Normal Display Mode On							
		INVOR (2000H): Display Inversion On							
		ALLPOFF (2200H): All Pixel Off	01						



		ALLPON (2300H): All Pixel On	
		DISPOFF (2800h): Display Off	65
		DISPON (2900h): Display On	
		CASET(2A00h~2A03h): Set Column Start Address	67
		RASET(2B00h~2B03h): Set Row Start Address	69
		RAMWR (2C00h): Memory Write	71
		RAMRD (2E00h): Memory Read.	73
		PTLAR (3000h): Partial Area	75
		PTLAR (3100h): Vertical Partial Area	
		TEOFF (3400h): Tearing Effect Line OFF	
		TEON (3500h): Tearing Effect Line ON	
		MADCTR (3600h): Scan Direction Control	
		IDMOFF (3800h): Idle Mode Off	
		IDMON (3900h): Enter_idle_mode	
		COLMOD (3A00h): Interface Pixel Format.	
		RAMWRC (3C00h): Memory Continuous Write	
		RAMRDC (3E00h): Memory Continuous Read	
		STESL(4400h): Set_Tear_Scanline	
		GSL (4500h): Get_Scanline	
		DSTBON (4F00h): Deep Standby Mode On	
		WRDISBV (5100h): Write Display Brightness	
		RDDISBV (5200h): Read Display Brightness	
		WRCTRLD (5300h): Write Display Control	
		RDCTRLD (5400h): Read Display Control	
		IMGEHCCTR (5800h): Set_color_enhance	
		IMGEHCCTR (5900h): Read_color_enhance	103
		CESLRCTR (5A00h): Set_color_enhance1	104
		CESLRCTR (5B00h): set_color_enhance1	105
		RDDDBS(A100h): Read_DDB_Start	106
		RDDDBC(A800h): Read DDB Continous	
		RDFCS(AA00h): Read First Checksum	
		RDCCS(AF00h): Read Continue Checksum	
		SetHBMMode (B000h): Set_HBM Mode	
		SetDSIMode (C200h): set_DSI Mode	
		SetDSPIMode (C400h): set_DSPI Mode	
		(FE00h): CMD Mode Switch	
		(FF00h): Read CMD Status	
7.		Electrical Characteristics	, 117
٠.	7.1	Absolute Maximum Ratings.	121
	7.1	ESD Protection Level	
	7.2	Latch-Up Protection Level	
		DC Characteristics	
	7.4		
	7.5	MIPI Characteristics	
		7.5.1 High-Speed Receiver Specification	
		7.5.2 Forward high speed transmissions	
		7.5.3 Data to Clock Timing Definitions	
		7.5.4 Low power transceiver specifications	
	7.6	AC Characteristics	
		7.6.1 Serial Interface Characteristics	
		7.6.2 DSI Timing Characteristics	
_		7.6.3 Reset Timing	131
8.		Power Generation	
	8.1	2 Supply Power (VDDI / VDD)	
	8.2	DC/DC Converter Circuit	
	8.3	External Components	134
	8.4	Power on/off sequence and timing	135
	8.5	Power Level Modes	136
9.		Pad Diagram and Coordination	



1. General Description

The RM67160 device is a single-chip solution for LTPS AMOLED that incorporates gate drivers and is capable of 480RGBx480, 400RGBx400, 360RGBx480, 320RGBx320, 320RGBx480, 272RGBx480, 240RGBx240, 240RGBx320, 180RGBx360, 180RGBx540, 128RGBx432with internal GRAM. It includes a 5,529,600 bits internal memory, a timing controller with glass interface level-shifters and a glass power supply circuit.

The RM67160 supports MIPI Interface, 8-bit system interfaces, serial peripheral interfaces (SPI), dual serial peripheral interfaces (Dual-SPI). The specified window area can be updated selectively, so that moving pictures can be displayed simultaneously independent of the still picture area.

The RM67160 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities. The IC possesses internal GRAM that stores 480-RGB x 480-dot 16.77M-color images. A deep standby mode is also supported for lower power consumption.

This LSI is suitable for wearable device applications, including I-watch and smart band.



2. Features

Single chip AMOLED controller/driver with display RAM

■ Display resolution option

- 480RGB x 480 with 480x24-bits x 480 GRAM
- > 400RGB x 400 with 400x24-bits x 400 GRAM
- 360RGB x 480 with 360x24-bits x 480 GRAM
- 320RGB x 320 with 320x24-bits x 320 GRAM
- > 320RGB x 480 with 320x24-bits x 480 GRAM
- 272RGB x 480 with 272x24-bits x 480 GRAM
- 240RGB x 240 with 240x24-bits x 240 GRAM
- 240RGB x 320 with 240x24-bits x 320 GRAM
- 180RGB x 360 with 180x24-bits x 360 GRAM
- > 180RGB x 540 with 180x24-bits x 540 GRAM
- > 128RGB x 432 with 128x24-bits x 432 GRAM

■ Display data RAM (frame memory): 480 x480 x 24-bits = 5,529,600 bits

■ Display mode (Color mode)

- Full color mode: 16.7M-colors
- ➤ Idle mode: 16.7M-colors, 4096-colors, 8-colors

■ Interface

- 8-bits 80-series MPU interface
- Serial peripheral interface (SPI)
- > Dual serial peripheral interface (Dual-SPI)
- MIPI Display Serial Interface (1 clock and 2 data lane pairs)
 - Support 1lane/2lane (1lane: 500Mbps)
 - Maximum total bit rate is 500Mbps of 2 data lanes 24-bit data format/ 360Mbps of 2 data lanes 18-bit data format/ 320Mbps of 2 data lanes 16-bit data format

Abundant color display and drawing functions

- Programmable y-correction function for 16.7 million color display
- Individual gamma correction setting for RGB dots
- Partial display function

Sunlight readable

■ Control power IC by one-wire interface

On chip

- VREFP5/VREFN5 voltage generator for panel voltage
- VGHR/VGLR voltage for gate control signal
- Internal oscillator for display clock
- Source output MUX 1-6 with 240ch source output pins
- Supports gate control signals to gate driver in the panel

Built-in OTP function to adjust panel setting

- Logic / interface power supply voltage VDDI = 1.65V ~ 3.3V
- Analog power supply voltage VDD = 2.7V ~ 3.6V



Output voltage levels

- ➤ Positive gate driver voltage range for VGHR: 3 ~ 10.5V
- Negative gate driver voltage range for VGLR: -2V ~ -15V
- VREFP5 panel voltage range: 0~5V
- VREFN5 panel voltage range : -0.5~-5V
- Step-up 1,2 output voltage range for AVDD: 4.5 ~ 6.5V, VCL: -3.5 ~ -5.0V
- Gamma high/low voltage range for VGMP: 2.0V ~ 6.0V (Max<=AVDD-0.5v) , VGSP: 0V, 0.3V ~ 4.5V</p>
- Package: COF/COG
- Chip size evaluation: 8300um x 2360um(including scribe line)




■ Power Supply Specifications

No.	Item		Description
1	Source Driver		240 pins (480 x RGB)
2	gate control timing Le	vel shift	VGHR-VGLR
5	Input Voltage	VDDI	1.65 ~ 3.3V
		VCC	Connect to VDDI or VDD(VCI)
		VDD (VDDA/VDDB/VDDR)	2.70 ~ 3.60V
6	OLED drive voltages	AVDD	4.5V ~ 6.5V
		VGHR	3V ~ 10.5V
		VGLR	-2V ~ -15V
		VREFP5	0V ~ 5V
		VREFN5	-0.5V ~ -5V
7	Internal step-up circuits	AVDD	VCI x2.0(dual), x3.0(single)
	onound	VCL	VCI x -1.0(dual), x-2.0(single)
		VGH	VCI x2, x3, x4
		VGL	VCI x-2, x-3, x-4



3. Block Diagram



Interface

The RM67160 supports MIPI DSI interface. MIPI DSI can access both internal command and display data.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a drive voltage, which corresponds to grayscale level set in the y correction register. The RM67160 displays 16.7M colors at the maximum.

Power Supply Circuit

The power supply circuit generates supply voltages to OLED panel, VGH, VGL.

Timing Generating

The timing controller generates timing signals for internal circuits such as the display timing.

Oscillator

The RM67160 incorporates RC oscillator circuit. The frame frequency is changeable by command settings.

Panel Driver Circuit

The OLED display driver circuit consists of 240 source drivers (S1~S240). The gate signal consists of VSR_R/L[1:10], SW_R/L[1:10] and outputs either VGHR or VGLR level.



4. Pin Description

4.1 Power Supply Pins

<u>4.1</u>	Power Supp	iy Pin	
	Signal	I/O	Function
	VDDB	Р	Power supply for DC/DC converter VDDB, VDDA and VDDR should be the same input voltage level
	VDDA	Р	Power supply for analog system VDDB, VDDA and VDDR should be the same input voltage level
	VDDR	Р	Power supply for regulator system VDDB, VDDA and VDDR should be the same input voltage level
	VDDI	Р	Power supply for interface system except MIPI interface
	VCC	Р	Power supply for DVDD regulator
	VSSB	Р	System ground for DC/DC converter
	VSSA	Р	System ground for analog system
	VSSR	Р	System ground for regulator system
	VSSAM	Р	System ground for internal MIPI analog system
	VSSI	Р	System ground for interface system except MIPI interface
	DVSS	Р	System ground for internal digital system
	AVSS	Р	System ground for source OP system.
1	MTP_PWR	Р	MTP programming power supply pin (7.5V typical) Must be left open or connected to DVSS in normal condition.



4.2 Interface Pins

Signal	I/O	Function
CSX	ı	Chip select input pin ("Low" enable) in 80-series MPU I/F and SPI I/F. If not used, please connect to VSSI.
WRX_SCL	I	WRX : Writes strobe signal to write data when WRX is "Low" in 80-series MPU I/F. SCL: A synchronous clock signal in SPI I/F. If not used, please connect to VSSI.
D/CX I		Display data / command selection in 80-series MPU I/F and 4-wire SPI I/F. D/CX = "0" : Command D/CX = "1" : Display data or Parameter
		If not used, please connect to VSSI.
SDI_RDX I/O RDX : Reads strobe signal to write data when RDX is "Low" in 80		SDI: Serial input signal in SPI I/F. The data is input on the rising edge of the SCL signal. RDX: Reads strobe signal to write data when RDX is "Low" in 80-series MPU interface. If not used, please leave it Open.
SDO	0	Serial output signal in SPI I/F. The data is output on the rising/falling edge of the SCL signal. If the host places the SDI line into high-impedance state during the read interval, the SDI and SDO can be tied together. If not used, please open this pin.
D[7:0]	I/O	8-bit bi-directional data bus for 80-series MPU I/F and 8-bit input data bus for RGB I/F. These pins are not used for SPI, MIPI, please leave it Open.



4.3 MIPI Interface Pins

Signal	I/O	Function															
HSSI_CLK_P HSSI_CLK_N	I	-These pins are DSI-CLK+/- differential clock signals if MIPI interface is usedIf not used, please connect these pins to VSSAM.															
HSSI_D0_P HSSI_D0_N	I/O		-These pins are DSI-D0+/- differential data signals if MIPI interface is usedIf not used, please connect these pins to VSSAM.														
HSSI_D1_P HSSI_D1_N	I/O		-These pins are DSI-D1+/- differential data signals if MIPI interface is usedIf not used, please connect these pins to VSSAM.														
	1	Pin Name	lect HSSI_D0 HSSI_D0_P	D/D1 data lan	HSSI_CLK_ P	and polarity i HSSI_CLK_ N	n high speed	HSSI_D1_N									
		I	DSWAP=0 PSWAP=0	DSI D0+	DSI D0-	DSI CLK+	DSI CLK-	DSI D1+	DSI D1-								
DSWAP PSWAP			I	I	I	I	I	I	I	I	DSWAP=0 PSWAP=1	DSI D0-	DSI D0+	DSI CLK-	DSI CLK+	DSI D1-	DSI D1+
					DSWAP=1 PSWAP=0	DSI D1+	DSI D1-	DSI CLK+	DSI CLK-	DSI D0+	DSI D0-						
		DSWAP=1 PSWAP=1	DSI D1-	DSI D1+	DSI CLK-	DSI CLK+	DSI D0-	DSI D0+									

NOTE: "1" = VDDI level, "0" = VSSI level.



4.4 Interface Logic Pins

Signal	I/O	Function				
RESX	I	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.				
IM[1:0]	I	Interface type selection. The connections of IM[1:0] which not shown in table are invalid. IM[1:0] Display Data Command				
BSTM	ı	Boost mode selection pin. BSTM Mode 2 PWR(VDDI, VCI) 0 AVDD> internal CP VCL> internal CP				
TE	0	Tearing effect output pin to synchronize MCU to frame writing, activated by S/W command. When this pin is not activated, this pin is output low.				
TE1	0	If not used, please open this pin.				
SWIRE	0	Swire protocol setting pin of Power IC, If not used, please open this pin.				
OLED_EN	0	Power IC enable control pin, If not used, please open this pin.				

NOTE: "1" = VDDI level, "0" = VSSI level.



4.5 Driver Output Pins (Pins for Panel)

Signal	I/O	Function
S1 ~ S240	0	Pixel electrode driving output.
SDMY	0	Dummy Source, leave it Open.
VSR_L[10:1] VSR_R[10:1]	0	VSR control signals, Level shift output, (VGHR-VGLR)
SW_L[10:1] SW_R[10:1]	0	VSR control signals, Level shift output, (VGHR-VGLR)



4.6 DC/DC Convert Pins

Signal	I/O	Function
AVDD (DDVDH)	0	Output voltage from step-up circuit 1, generated from VDDB. Connect a capacitor for stabilization.
VCL	0	Output voltage from step-up circuit 3, generated from VDDB. Connect a capacitor for stabilization.
VGH	0	Output voltage from step-up circuit 4. Connect a capacitor for stabilization.
VGL	0	Output voltage from step-up circuit 5. Connect a capacitor for stabilization.
C11P, C11N C12P, C12N	Ю	Capacitor connection pins for the step-up circuit which generate AVDD. Connect capacitor as requirement. When not in used, please open these pins.
C31P, C31N C32P, C32N	10	Capacitor connection pins for the step-up circuit which generate VCL. Connect capacitor as requirement.
C41P, C41N	0	Capacitor connection pins for the step-up circuit which generate VGH. Connect capacitor as requirement.
C51P, C51N	Ю	Capacitor connection pins for the step-up circuit which generate VGL. Connect capacitor as requirement.
VGHR	0	Output voltage generated from VGH. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
VGLR	0	Output voltage generated from VGL. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
VGMP	0	Output voltage generated from AVDD. LDO output for positive gamma high voltage generator.
VGSP	0	Output voltage generated from AVDD. LDO output for positive gamma low voltage generator.
VREF	0	Regulator output for internal reference voltage. Connect capacitor for stabilization.
DVDD	0	Regulator output for logic system power. Connect a capacitor for stabilization.
VREFP5	0	Regulator output for VREFP(0~5V)
VREFN5	0	Regulator output for VREFP(-0.5~-5V)



4.7 Test Pins

Signal	I/O	Function
ANALOG_TEST 1~2	0	Test pin, not accessible to user. Must be left open.
TEST1~3	Ю	Test pin, not accessible to user. Must be left open.
TESTEN	I	Test pin, not accessible to user. Must be left open., Internal pull low
EXTCLK	I	Test pin, not accessible to user. Must be left open.
DUMMY	I	Dummy PAD, leave it open




5. Function Description

5.1 Interface Type Selection

Interface type selection. The connections of IM[1:0] which not shown in table are invalid.

IM[1:0]	Display Data	Command
00	MIPI / 3-wire SPI	MIPI / 3-wire SPI
01	MIPI / 4-wire SPI	MIPI / 4-wire SPI
10	MIPI / 16-SPI	MIPI / 16-SPI
11	MCU 8-bit	MCU 8-bit






5.2 16-Bit Serial Interface

5.2.1 Write Cycle and Sequence

During a write cycle the host processor sends a single bit of data to the display module via the interface. The 16-Bit SPI interface utilizes CSX, SCL and SDI and SDO signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.

During the write sequence the host processor writes one or more bytes of information to the display module via the interface. The write sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional DCX signal is used a byte is eight write cycles long. DCX is driven low while command information is on the interface and is pulled high when data is present.

The 16-Bit SPI interface write command sequences are described in the following figure.






5.2.2 Read Cycle and Sequence

During a read cycle the host processor reads a single bit of data from the display module via the interface. The 16-Bit SPI interface utilizes CSX, SCL and DIN signals. SCL is driven from high to low then pulled back to high during the read cycle. The display module provides information during the read cycle while the host processor reads the display module information on the rising edge of SCL.

During the read sequence the host processor reads one or more bytes of information from the display module via the interface. The read sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional DCX signal is used a byte is eight read cycles long. DCX is driven low while command information is on the interface and is pulled high when data is present.

The 16-Bit SPI interface read command sequences are described in the following figure.






5.3 3-wire/4-wire SPI Interface

5.3.1 Write Cycle and Sequence


During a write cycle the host processor sends a single bit of data to the display module via the interface. The 3-wire/4-wire SPI interface utilizes CSX, SCL and SDA signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.

During the write sequence the host processor writes one or more bytes of information to the display module via the interface. The write sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. The 3-wire serial data contains DCX bit and a transmission byte. DCX bit is driven low while command information is on the interface and is pulled high when data is present.

The 3-wire/4-wire SPI interface write command sequences are described in the following figure.



4-wire SPI






5.3.2 Read Cycle and Sequence


During a read cycle the host processor reads a single bit of data from the display module via the interface. The 3-wire/4-wire SPI interface utilizes CSX, SCL and SDA signals. SCL is driven from high to low then pulled back to high during the read cycle. The display module provides information during the read cycle while the host processor reads the display module information on the rising edge of SCL.

During the read sequence the host processor reads one or more bytes of information from the display module via the interface. The read sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. The 3-wire serial data contains DCX bit and a transmission byte. DCX is driven low while command information is on the interface and is pulled high when data is present.

The 3-wire/4-wire SPI interface read command sequences are described in the following figure.


3-wire SPI (0Ah/0B/0Ch/0Dh/0Eh/0Fh/DAh/DBh/DCh) for 8 bit read








$\underline{\text{4-wire SPI } (0Ah/0B/0Ch/0Dh/0Eh/0Fh/DAh/DBh/DCh) \ for \ 8 \ bit \ read}$








5.3.3 Break and Pause Sequence

The host processor can break a read or write sequence by pulling the CSX signal high during a command or data byte. The display module shall reset its interface so it will be ready to receive the same byte when CSX is again driven low.

The host processor can pause a read or write sequence by pulling the CSX signal high between command or data bytes. The display module shall wait for the host processor to drive CSX low before continuing the read or write sequence at the point where the sequence was paused.



Break can be e.g. another command or noise pulse.



5.4 Display Serial Interface (DSI)

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

RM67160 is capable of both Command Mode operation and Video Mode operation. Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a display module that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller.

The host processor can also read display module status information or the contents of the frame memory. Command Mode operation requires a bidirectional interface. Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode.

RM67160 Video Mode architectures also include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to reduce power consumption.


RM67160 Configuration:

Lane Pair	MCU(Master) RM67160(Slave)
Clock Lane	Unidirectional Lane
	Clock only
Data Lane 0	Bi-directional Lane
	Forward High-speed
	Bi-directional Escape Mode
	Bi-directional LPDT
Data Lane 1	Unidirectional Lane
	Forward High-Speed
	Escape Mode
	No LPDT



5.3.1 DSI Protocol

On the transmitter side of a DSI Link, parallel data, signal events, and commands are converted to packets. These packets are sent across the serial Link. The receiver side of a DSI Link performs the converse of the transmitter side, decomposing the packet into parallel data, signal events and commands.




There are two kinds of packets, short packet and long packet.

Short packet structure: LP-11: low power mode

SoT: start of transmission DI: data identification Data 0, Data1: packet data

ECC: error correction code EoT: End of Transmission





DI structure:

Virtual Channel: these two bits identify the data as directed to one of four virtual channels

Data Type: It specifies the packet structure and packet format

Virtual Ch	annel (VC)	Data Type (DT)					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0


Long packet structure: LP-11: low power mode SoT: start of transmission DI: data identification

Word Count: the number of data bytes of packet data

ECC: error correction code

Checksum: The 16-bit CRC generator to check packet data. If the calculated checksum of receiver are equal to the packet data, the packet data is correct. If the calculated checksum of receiver are not equal, the packet data are not correct.

EoT: end of transmission





5.3.2 Processor to Peripheral Transactions

Processor to Peripheral Direction Packet Data Types

Data Type	Data Type Data Type Description					
Data Type	binary	Description	Packet Size			
01h	00 0001	Sync Event, V Sync Start	Short			
11h	01 0001	Sync Event, V Sync End	Short			
21h	10 0001	Sync Event, H Sync Start	Short			
31h	11 0001	Sync Event, H Sync End	Short			
08h	00 1000	End of Transmission packet (EoTp)	Short			
02h	00 0010	Color Mode (CM) Off Command	Short			
12h	01 0010	Color Mode (CM) On Command	Short			
22h	10 0010	reserved	Short			
32h	11 0010	reserved	Short			
03h	00 0011	reserved	Short			
13h	01 0011	Generic Short WRITE, 1 parameter	Short			
23h	10 0011	Generic Short WRITE, 2 parameters	Short			
04h	00 0100	reserved	Short			
14h	01 0100	Generic READ, 1 parameter	Short			
24h	10 0100	Generic READ, 2 parameters	Short			
05h	00 0101	DCS Short WRITE, no parameters	Short			
15h	01 0101	DCS Short WRITE, 1 parameter	Short			
06h	00 0110	DCS READ, no parameters	Short			
37h	11 0111	Set Maximum Return Packet Size	Short			
09h	00 1001	Null Packet, no data	Long			
19h	01 1001	Blanking Packet, no data	Long			
29h	10 1001	Generic Long Write	Long			
39h	11 1001	DCS Long Write/write_LUT Command Packet	Long			
0Eh	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long			
1Eh	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long			
2Eh	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6	Long			
		Format				
3Eh	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long			



Sync Event, Data Type = xx 0001

Sync Events are all short packets and time-accurately. They can perform like the start and end of sync pulses. To represent timing information as accurately as possible, a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Hence, a V Sync End event implies an H Sync Start event for the last line of the VSA. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode.

EoT packet

This short packet is used to indicate the end of a high speed (HS) transmission. This packet will enhance overall syntem reliability. Although the main objective of the EoTp is to enhance robustness during HS transmission mode, RM67160 can detect and interpret arriving EoTps regardless of transmission mode (HS or LP modes)

Color Mode Off / On Command

They are short packet commands to switch video display module between normal display mode and low-color mode for power saving.

Generic short write / read packet

Generic Short WRITE command is a Short packet type for sending generic data to the peripheral. Generic READ request is a Short packet requesting data from the peripheral.

DCS commands

DCS short write command

DCS short write command is used to write a single data byte command to display module. If there is a valid parameter byte, data type bit 4 shall be set to 1. If there is no valid parameter byte, data type bit 4 shall be set to 0 and the parameter byte shall be 00h.

DCS read commands

The commands are used to request data from s display module.

DCS Long Write / write_LUT command

The commands are used to send larger blocks of data to a display module.

Maximum return packet size

This command specifies the maximum size of the payload in a long packet transmission from a display module to host processor.

Null Packet

This is a mechanism for keeping the data lane(s) in high speed mode while sending dummy data.

Blanking Packet

A Blanking packet is used to convey blanking timing information in a Long packet. The packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have Sync Event packets interspersed between blanking segments. Blanking packets may contain arbitrary data as payload.


Generic Long Write

This is used to transmit arbitrary blocks of data from a host processor to a peripheral.



Packed Pixel Stream, 16-bit Format, Data Type: 00 1110


The pixel format is five bits red, six bits green and five bits blue. The green component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.






Packet pixel stream, 18-bit format, Data Type: 01 1110

The pixel format is six bits red, six bits green and six bits blue. Within a color component, the LSB is sent first, the MSB last.




Packet pixel stream, 18-bit format in three bytes, Data Type: 10 1110

This is 18-bit pixel lossely packed format, each R, G or B color component is six bits but shifted to the upper bits of byte.





Packet pixel stream, 24-bit format, Data Type: 11 1110
The pixel format is eight bits red, eight bits green and eight bits blue.





5.3.3 Peripheral-to-Processor LP Transmission

All Command Mode systems require bidirectional capability for returning READ data, acknowledge, or error information to the host processor. Multi-Lane systems shall use Lane 0 for all peripheral-to-processor transmissions. Reverse-direction signaling shall only use low power mode transmission.

Packet structure for peripheral-to-processor transaction is the same as for the processor-to-peripheral direction. For the processor-to-peripheral direction, two basic packet formats are the same as the peripheral-to-processor direction: Short and Long packet structure. BTA shall take place after every peripheral-to-processor transaction. This returns bus control to the host processor following the completion of the LP transmission from the peripheral.

There are four basic types of peripheral-to-processor transactions.

Tearing Effect: It is a Trigger message sent to convey display timing information to the host processor. Acknowledge: It is a Trigger Message sent when the current transmission, as well as all preceding transmissions since the last peripheral to host communication.

Acknowledge and Error Report: It is a Short packet sent if any errors were detected in preceding transmissions from the host processor.

Response to Read Request: It may be a Short or Long packet that returns data requested by the preceding READ command from the processor.

Interpretation of processor-to-peripheral transactions with BTA asserted, and the expected responses, are as follows:

Following a non-Read command: If no errors were detected, the peripheral shall respond with Acknowledge.

Following a Read request: The peripheral shall send the requested READ data if no errors were detected and stored since the last peripheral to host communication.

Following a Read request: If only a single-bit ECC error was detected and corrected, the peripheral shall send the requested READ data in a Long or Short packet and a 4-byte Acknowledge and Error Report packet in the same LP transmission.

Following a non-Read command: If only a single-bit ECC error was detected and corrected, the peripheral shall respond to BTA by sending a 4-byte Acknowledge and Error Report packet.

Following a Read request: If multi-bit ECC errors were detected and not corrected, the peripheral shall send a 4-byte Acknowledge and Error Report packet without sending Read data.

Following a non-Read command: If multi-bit ECC errors were detected and not corrected, the peripheral shall not execute the command, and shall send a 4-byte Acknowledge and Error Report packet.

Following any command: If SoT Error, SoT Sync Error, the VC of DSI or the ID of DSI Invalid or DSI protocol violation was detected, or the DSI command was not recognized, the peripheral shall send a 4-byte Acknowledge and Error Report response.

Following any command: If EoT Sync Error or LP Transmit Sync Error is detected, or a checksum error is detected in the payload, the peripheral shall send a 4-byte Acknowledge and Error Report packet.



5.3.4 Error Report Format

The following table shows the bit assignment for all error report.

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	HS Receive Timeout Error
6	False Control Error
7	Reserved
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type Not Recognized
12	DSI VC ID Invalid
13	reserved
14	reserved
15	reserved



5.3.5 Peripheral-to-Processor Transaction – Detail Format Description

The following list is the complete set of peripheral-to-processor data types.

Data type, hex	Data type binary	Description	Packet size
02h	00 0010	Acknowledge and error report	short
08h	00 1000	reserved	short
11h	01 0001	GEN short read reponse, 1byte returned	short
12h	01 0010	GEN short read reponse, 2bytes returned	short
1Ah	01 1010	Generic long read reponse	long
1Ch	01 1100	DCS long read reponse	long
21h	10 0001	DCS short read reponse, 1byte returned	short
22h	10 0010	DCS short read reponse, 2bytes returned	short

Acknowledge and error report: It is sent with BTA asserted when a reportable error is detected in the preceding, or earlier, transmission from the host processor.

Generic Short Read Response: This is the short-packet response to Generic READ Request. Packet composition is the Data Identifier (DI) byte, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.


Generic long read reponse: This is the long-packet response to Generic READ Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

DCS long read reponse: This is a Long packet response to DCS Read Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the DCS command itself is possibly corrupt, due to uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

DCS short read reponse: This is the short-packet response to DCS Read Request. Packet composition is DI, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.



5.3.6 DSI Video Mode Interface Timing





5.3.7 Error Correction Code (ECC)

ECC shall always be generated and appended in the Packet Header from the host processor. Peripherals with Bidirectional Links shall also generate and send ECC.

The number of parity or error check bits required is given by the Hamming rule, which uses parity to correct a single-bit error or detect a two-bit error, but are not capable of doing both simultaneously. DSI uses Hamming-modified codes where an extra parity bit is used to support both single error correction as well as two-bit error detection.

Since Packet Headers are fixed at four bytes (twenty-four data bits and eight ECC bits), P6 and P7 of the ECC byte are unused and shall be set to zero by the transmitter. The receiver shall ignore P6 and P7 and set both bits to zero before processing ECC.

The parity bits of ECC are defined as below:

P7 = 0

P6 = 0

P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23

P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23

P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23

P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22

P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23

P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

The table below shows a compact way to specify the encoding of parity and decoding of syndromes.

ECC Parity Generation Rules:

Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
0	0	0	0	0	0	1	1	1	0x07
1	0	0	0	0	1	0	1	1	0x0B
2	0	0	0	0	1	1	0	1	0x0D
3	0	0	0	0	1	1	1	0	0x0E
4	0	0	0	1	0	0	1	1	0x13
5	0	0	0	1	0	1	0	1	0x15
6	0	0	0	1	0	1	1	0	0x16
7	0	0	0	1	1	0	0	1	0x19
8	0	0	0	1	1	0	1	0	0x1A
9	0	0	0	1	1	1	0	0	0x1C
10	0	0	1	0	0	0	1	1	0x23
11	0	0	1	0	0	1	0	1	0x25
12	0	0	1	0	0	1	1	0	0x26
13	0	0	1	0	1	0	0	1	0x29
14	0	0	1	0	1	0	1	0	0x2A
15	0	0	1	0	1	1	0	0	0x2C
16	0	0	1	1	0	0	0	1	0x31
17	0	0	1	1	0	0	1	0	0x32
18	0	0	1	1	0	1	0	0	0x34
19	0	0	1	1	1	0	0	0	0x38
20	0	0	0	1	1	1	1	1	0x1F
21	0	0	1	0	1	1	1	1	0x2F
22	0	0	1	1	0	1	1	1	0x37
23	0	0	1	1	1	0	1	1	0x3B



5.3.8 Notice

- 1. We recommend users to stay in STOP state for 500ns when switching from LPDT to HSDT.
- 2. We recommend users to adopt EoTp to enhance overall robustness of the system during HSDT.






5.5 Tearing Effect Output

The tearing effect output line supplies to the HOST a panel synchronization signal. This signal can be enabled or disabled by the set_tear_off (34h) and set_tear_on (35h) commands. The mode of the tearing effect signal is defined by the parameter of the set_tear_on (35h) and set_tear_scanline(44h) commands. The signal can be used by the HOST to synchronize internal VSYNC when displaying video images.

5.4.1 Tearing Effect Line Mode

Mode 1, the tearing effect output signal consist of V-sync information only:




tvdh = The LCD display is not updated from the frame memory. tvdl = The LCD display is updated from the frame memory.

Mode 2, the tearing effect output signal consist of V-sync and H-sync information:




thdh = The LCD display is not updated from the frame memory. thdl = The LCD display is updated from the frame memory.

Mode 3, this mode turn on the tearing effect output signal when vertical scanning reachs line N.



N = The N-th scanning line which set by register N[15:0] of command STESL(44h).






Note. During Sleep In mode, the tearing effect output signal is active low.



5.4.2 Tearing Effect Line Timing

The tearing effect signal is described as below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60.5Hz)

Symbol	Parameter	Min.	Max.	Unit	Description
tvdl	Vertical timing low duration	TBD		ms	
tvdh	Vertical timing high duration	TBD		us	
thdl	Horizontal timing low duration	TBD		us	
thdh	Horizontal timing high duration	TBD		us	

Notes:

- 1. The timings apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the HOST and should be used as shown below to avoid tearing effect:

The Tearing Effect output line supplies to the HOST a panel synchronization signal. This signal can be enabled or disabled by the set_tear_off(34h), set_tear_on(35h) commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command. The signal can be used by the HOST to synchronize internal VSYNC when displaying video images.

TEON (35h)	TELOM (35h, 1 st bit)	TE signal Output
0	*	GND
1	0	TE (Mode 1)
1	1	TE (Mode 2)



6. Command

6.1 Command List

6.1	Cc	mn	nanc	d List										
Co	mmar	nd	W/P	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default	МТР
Page	Add.	Para.	**//	Tunction	<i>D1</i>	D0	55	D4	53	D2	D.	50	(hex)	
CMD1	00h	•	w	NOP				No Arg	jument				-	-
CMD1	0 1h	١	w	Software reset				No Arg	jument				-	-
CMD1	04h	1st						ID1	7:0]				00h	-
CMD1	04h	2nd	R	Read display identification information				ID2	7:0]				80h	-
CMD1	04h	3rd						ID3	7:0]				00h	-
CMD1	05h	-	R	Read number of the errors on DSI				P[7	7:0]				00h	
CMD1	0Ah	1st	R	Read display power mode	BSTON	IDMON	PTLON	SLPOUT	NORON	DISPON	-	-	08h	-
CMD1	0Bh	1st	R	Read display MADCTR	MY	MX	MV	ML	RGB	-	RSMX	RSMY	00h	-
CMD1	0Ch	1st	R	Read display pixel format	-	1	1	1	-	IFPF2	IFPF1	IFPF0	77h	-
CMD1	0Dh	1st	R	Read display image mode	0	0	INVON	ALLPON	ALLPOFF	0	0	0	00h	-
CMD1	0Eh	1st	R	Read display signal mode	TEON	М	0	0	0	0	0	ERR	00h	-
CMD1	0Fh	1st	R	Read display self-diagnostic		0	0			0	0	checksum_	00h	_
CMD1	10h	-	w	result Sleep-in		Ů					Ŭ	comp	-	_
													-	
CMD1	11h	-	w	Sleep-out									-	-
CMD1	12h	•	W	Partial display mode on									•	-
CMD1	13h	-	W	Normal display mode on									-	-
CMD1	20h	-	W	Display inversion off									-	-
CMD1	21h	•	W	Display inversion on									-	-
CMD1	22h	•	W	All pixel off									-	-
CMD1	23h	-	w	All pixel on									-	-
CMD1	28h	-	w	Display off									-	-
CMD1	29h	-	w	Display on									-	-
CMD1		1st	w						_				00h	-
CMD1	2Ah	2nd	w	Set column start address				sc	7:0]				00h	-
CMD1		3rd	w					EC	9:8]				01h	-
CMD1		4th	W					EC	7:0]				8Fh	-
CMD1		1st	W					SP[9:8]				00h	-
CMD1	2Bh	2nd	W	Set row start address				SP[7:0]				00h	-
CMD1		3rd	w	Soliton Start addition				EP[9:8]				01h	-
CMD1		4th	w					EP[7:0]				8Fh	-
CMD1	2Ch	-	w	Memory write				No Arg	jument				-	-
CMD1	2Eh	-	w	Memory read				No Arg	jument				-	-
CMD1		1st	w					SR	9:8]				00h	-
CMD1	30h	2nd	w	Partial area				SR	7:0]				00h	-
CMD1	3011	3rd	W	Faitiai ai ea				ER[9:8]				01h	-
CMD1		4th	w					ER[7:0]				8Fh	-
CMD1		1st	w					PSC	[9:8]				00h	-
CMD1		2nd	w					PSC	[7:0]				00h	-
CMD1	31h	3rd	W	Vertical partial area				PEC	[9:8]				01h	-
CMD1		4th	w					PEC	[7:0]				8Fh	-
CMD1	34h	-	w	Tearing effect line off				No Arg	jument				-	-
CMD1	35h		w	Tearing effect line on	0	0	0	0	0	0	0	TELOM	00h	-
CMD1	36h	-	w	Scan direction control				MADC	TR[7:0]				00h	-
CMD1	38h	-	w	Idle mode off										-
CMD1	39h	-	w	Enter idle mode									-	-
CMD1	3Ah		w	Interface Pixel Format	0	1	1	1	0	IFPF[2]	IFPF[1]	IFPF[0]	77h	-
CMD1	3Ch	-	w	Memory Continuous Write		<u> </u>	1						•	-
CMD1	3Eh		w	Memory Continuous Read									-	-
CMD1	44h	1st	w	Set tear scan-line	BSTON IDMON PTLON SLPOUT NORON DISPON - - 0 0 MY MX MV ML RGB - RSMX RSMY 0 0 0 0 0 0 0 0 0						00h	-		
<u> </u>				I .				. •	•				1	



				·										i i	
CMD1		2nd	W					STS	[7:0]				00h	-	
CMD1	45h	1st	R	Get scan line				GTS	[15:8]				00h	-	
CMD1	4511	2nd	R	Get scan line				GTS	[7:0]				00h	-	
CMD1	4Fh		w	Deep standby	0	0	0	0	0	0	0	DSTB	00h		
CMD1	51h		W	Write display brightness				DBV	[7:0]				FFh	•	
CMD1	52h		R	Read display brightness				DBV	[7:0]				FFh	•	
CMD1	53h		W	Write CTRL display	0	0	BCTRL	0	DD	0	0	0	28h	•	
CMD1	54h	-	R	Read CTRL display	0	0	BCTRL	0	DD	0	0	0	28h	•	
CMD1	58h	•	¥	Set color enhancement	0	0	0	0	0	SLR_EN	L1	SLR_LEVE L0	00h	1	
CMD1	59h	•	R	Read color enhancement	0										
CMD1	5Ah		w	Set color enhancement1	SLR_AMBI _IN7	R_AMBI SLR_AMBI SLR_A									
CMD1	5Bh	-	R	Read color enhancement1	SLR_AMBI _IN7	SLR_AMBI _IN6	SLR_AMBI _IN5	SLR_AMBI _IN4-	SLR_AMBI _IN3	SLR_AMBI _IN2	SLR_AMBI _IN1	SLR_AMBI _IN0	00h	-	
CMD1		1st	R					SID	[7:0]				D0h	-	
CMD1		2nd	R					SID[15:8]				01h	-	
CMD1	A1h	3rd	R	Read DDB				MID	[7:0]				80h	-	
CMD1		4th	R					MID[15:8]				90h	-	
CMD1		5th	R		1	1	1	1	1	1	1	1	FFh	-	
CMD1		1st	R					SID	[7:0]				D0h	-	
CMD1		2nd	R					SID[15:8]				01h	-	
CMD1	A8h	3rd	R	Read DDB Continuous				MID	[7:0]				80h	-	
CMD1		4th	R					MID[15:8]				90h	-	
CMD1		5th	R		1	1	1	1	1	1	1	1	FFh	•	
CMD1	AAh		R	Read first checksum				FCS	[7:0]				00h	•	
CMD1	AFh	-	R	Read continuous checksum				ccs	[7:0]				00h	•	
	C2h			Set_DSI Mode	0	0	0	0	0	0	DM1	DM0	00h	•	
	C4h			Set_DSPI Mode	0	0	DSPI_CFG 1	DSPI_CFG 0	0	0	0	DSPI_EN	00h		
CMD1	DAh		R	Read display identification				ID1[7:0]				00h	-	
CMD1	DBh		R	information	-			ID2[7:0]				80h	-	
CMD1	DCh	-	R	(the same as 04h)				ID3[7:0]				00h	-	
CMD1	FEh	-	W	Write CMD mode page	0	0	0	0		CMD_P	age[3:0]		00h	-	
CMD1	FFh	-	R	Read CMD page Status	0	0	0	0		CMD_St	atus[3:0]		00h	-	



6.2 Command Description

NOP (0000h)

0000H		MIPI Other No Argument This command is an empty command; it does not have any effect on the display module. X = Don't care.													
Inst/Para	R/W			D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
NOD	W						No Ar	numan	+						
NOP				ompty comp	nand: it	door	``			on the c	dicalay	modul	2		
Description		iis comm	and is an	еттріу сотп				e any	епесі	on the t	льріау	moduli	∂ .		
Restriction	None														
		Sta	atus					Ava	ilabilit	v					
				le On, Idle N	Mode C	off, Sle	ep Out								
		No	rmal Mod	le On, Idle N	Mode C	n, Sle	ep Out	Yes							
		Pa	rtial Mod	e On, Idle M	lode O	ff, Slee	ep Out	Yes							
Register		Pa	rtial Mod	e On, Idle M	ode O	n, Slee	p Out	Yes							
Availability		Sle	ep In					Yes							
			Sta	atus	_		Default	Value							
					quence										
			sv	V Reset		ı	N/A								
Default			HV	V Reset		١	N/A								
Flow Chart	None														



SWRESET(0100h): Software Reset

0100H				SW	/RESE	T(Soft	ware R	eset)					
		Add	dress										
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SWRESET	W	01h	0100h				No Arg	umen	t				
Description				ommand is v set default v									
Doctriction		comman	d cannot	cannot be se be sent for 1						enters	Sleep	-In mo	de. Do
			atus						ilabilit	y			
				le On, Idle I		-							
Register Availability				le On, Idle I				Yes					
Availability				e On, Idle M e On, Idle M			•	Yes					
			ep In	e On, late w	loue O	II, SIE	p Out	Yes					
			, , , , , , , , , , , , , , , , , , ,					1					
_													
			St	atus			Default	Value	!				
Defect			Po	wer On Sec	quence) I	N/A						
Default			SV	V Reset		ı	N/A						
			HV	V Reset		l	N/A						
					1								
Flow Chart			Display Set 0 to S	whole blank screen Commands W Default Value p In Mode	J >					Pa Se	egend ommand aramete Display Action Mode equentiar		



RDDID(0400h~0402h): Read Display ID

0400H						RDDI	D						
		Add	Iress										
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
			0400h	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	00
RDDID	R	04h	0401h	х	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80
			0402h	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	00
Description	The 2 nd p The 3 rd p Note: Co	arameter arameter mmands	(ID1): the (ID2): the (ID3): the RDID1/2/3 spectively.	Module/d Module/di (DAh/DB	river ver iver ID	sion ID)	espon	d to the	e param	neter 1,	, 2, 3 of	
Restriction	-												
		Statu	IS					Availa	ability				
		Norn	nal Mode	On, Idle N	lode Of	, Sleep	o Out	Yes					
Register			nal Mode	•				Yes					
Availability			al Mode C					Yes					
			al Mode C	On, Idle M	ode On,	Sleep	Out	Yes					
		Slee	p in					Yes					
		Status			ault Valer MTP	lue	Befo	re MTI	P				
Dofoult		Power	On Seque		P value					h / ID3	=00h		
Delault			set		P value					h / ID3			
Derauit		SW Re			P value		ID1=	00h / I	D2=80	h / ID3	=00h		
Derault		SW Res	set	IVII									
Default	•		set	IVII									
Derauit]									
Derault		HW Re]					·		gend		
Derault		RDDID) (04h)]						Com	mand		
Derault		RDDID	(04h)]						Com			
		RDDID	(04h)]						Com	mand		
		RDDID Send 1st ID1[(04h) : paramete 7:0]] er						Com Para Dis	mand		
		RDDID Send 1st ID1[(04h)] er						Com Para Dis	meter play		
Flow Chart		RDDID Send 1st ID1[paramete 7:0]] er						Com Para Dis Ac	meter play tion ode		
		RDDID Send 1st ID1[Send 2nd ID2]	paramete 7:0]	er						Com Para Dis Ac Mo	meter play tion ode		
		RDDID Send 1st ID1[Send 2nd ID2]	paramete 7:0]	er						Com Para Dis Ac Mo	meter play tion ode		



RDNUMED(0500h): Read Number of Errors on DSI

0500H						RDNU	MED						
		Add	dress										
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1 D0 D1 D0 letailed description after the operation.	HEX	
RDNUMED	R	05h	0500h	х	D7	D6	D5	D4	D3	D2	D1	D0	00
Description	the bits D[60] I D[7] is s D[70] I sent the	is below bits are to set to "1" bits are s e first par	elling a nu if there is set to "0"s ameter in	umber of the overflow with	parity of th D[6 RDDSN The re	errors. 0] bits. //(0Eh) ad fun	's D0 ar ction is	e set ' compl	'0" at theted).	ne sam	e time)	after t	
Restriction	_									V			
			Status					Δ,	vailabi	lity			
				ode On, Idle	Mode	Off, S	leep O		es es	iity			
Register		N	lormal M	ode On, Idle	Mode	On, S	leep O	ut Y	es				
Availability		-		de On, Idle			<u> </u>		es				
				de On, Idle	Mode	On, SI	eep Ou		es				
		3	Sleep In					Y (es				
			S	tatus			Default	t Valu	e				
Defect			_	ower On Se	quenc		00h						
Default			S	W Reset			00h						
			Н	W Reset			00h						
Flow Chart	RDE	P[7:0]=	t paramete					Lege Comm Param Displ Actio Mod	neter ay on le	7			



RDDPM (0A00h): Read Display Power Mode

<u>RDDPM (0A)</u>	00h)	: R	Read D	Displ	ay Powe	r Mo	de							
0A00H					RDD	PM (R	ead D	isplay	Powe	r Mod	e)			
			Add	lress										
Inst/Para	RΛ	W	MIPI	Othe	D15-8 er	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDPM	R	1	0Ah	0A0	Oh x	D7	D6	D5	D4	D3	D2	D1	D0	08
	This	con	nmand	indica	tes the cur	rent st	atus of	the di	splay a	as des	cribed	in the	table b	elow:
		Bit	Sym	bol	Descripti	on			ommei					
		D7	BSTC	N	Booster Vo	Itage S	tatus	'0'	=Booste =Booste	er off				
		D6	IDMC	N	Idle Mode C	On/Off		'0'	= Idle N = Idle N	lode Of	f 🕟			
Description		D5	PTLC	N	Partial Mod	le On/O	ff	'0'	= Partia = Partia	l Mode				
Description		D4	SLPC	N	Sleep In/Ou	ıt		'1' '0'	= Sleep = Sleep	Out, In				
		D3	NOR	ON	Display Nor On/Off	rmal Mo	ode	'1' '0'	= Norm = Partia	al Displ Il Displa	ay, iy			
		D2	DISO	N	Display On	Off		'1'	= Displa	ay On,				
		D1 D0	Rese Rese					0						
	L	סט	Kese	rveu										
				Statu	6						Availa	hility		
			_		al Mode C	n. Idle	• Mode	Off.	Sleep		Yes	Dility		
Register			-		al Mode C						Yes			
Availability			-		al Mode Oi						Yes			
			-		al Mode Oi	-		-			Yes			
				Sleep	o In			·		,	Yes			
					Matura	_		Do	Sa 14 \/	alua		_		
					Status Power On S	Sogue	nco	08ł	fault V	aiue				
Default					SW Reset	beque	1100	081						
				_	W Reset			081	-					
				<u> </u>	IW Neset			001	•					
			Serial I	/F Mo	de	Para	allel I/F	Mode	:		Ē	i	Legend	
			RDDP	M (0A	h)	RI	DDPM (0Ah)					omman	
						<u> </u>				Host Driver	Ì	<u> </u>	aramete	
			Send	<u>▼</u> I D[7:0]	_	D	 ummy F	Read	7	Diivei				
Flow Chart	_	_			_/ 4		Ť				j	`=	Display	$\rightarrow \Box$
						/5	Send D[7:0]	7		j	\leq	Action	\geq
					4						!		Mode	$\supset \Box$
											}		equentia	
											į		transfer	



RDDMADCTR (0B00h): Read Display MADCTR

0B00H			ı	RDDMAD	CTR (Read	Displa	y MAI	OCTR)				
Inst/Para	R/W	Addr MIPI	ess	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDMADCTR	R	0Bh	0B00h		D7	D6	D5	D4	D3	D2	D1	D0	00
RODWADCTK	This com												
								•					
	Bit	Symbo	ı	Description Row Add				ment creasin	a in ve	rtical			
	D7	MY		Incremen	nt		1: D	ecreasi	ng in ve	ertical			
	D6	MX		Column A Incremen		3		creasin creasin					
Description	D5	MV		Row/Colu	mn Orde	er (MV)	0: R	ow/colun					
Description	D4	ML		Vertical Re	ofroch C)rdor		DI Refre	sh Top	to Botto	m		
	D3	RGB		RGB/BG				DD Refre			p		
	D2	Reserv	ed	NGD/DG	it Olde	ı	0						
	D1	RSMX		Horizonta	al Flip			Norma Flipped					
	D0	RSMY		Vertical F	lip		,0, =	Norma	l displa	y(36H-	D0='0')		
							1 =	Flipped	adispia	y(36H-	D0= 1)		
		St	atus						Av	ailabi	lity		
		No	ormal N	lode On	ldle N	/lode C	Off, Sle	ер Оі	ıt Ye	es			
Register		No	ormal N	lode On	, Idle N	/lode C	n, Sle	ер Оі	ıt Ye	s			
Availability		Pa	artial M	ode On,	Idle M	ode O	ff, Sle	ep Ou	t Ye	s			
		Pa	artial M	ode On,	Idle M	ode O	n, Sle	ep Ou	Ye	s			
		SI	eep In						Ye	s			
	,	-					1 - 4					1	
		Statu						ault V	alue				
Default				equence	•		00h						
		• • • •	Reset				00h					_	
		HW F	Reset				00h	1					
Flow Chart		MADCTR Send D[7:	(0Bh)		DUMAD	I/F Mo	_	Ho. Driv		P2	egend ommand arameter Display Action Mode equentiaransfer		



RDDCOLMOD (0C00h): Read Display Pixel Format

0C00H			R	DDCOLM	OD (Re	ead Di	isplay	Pixel	Form	at)			
		Addr											
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDCOLMOD	R	0Ch	0C00h	Х	0	1	1	1	0	IFPF[2]	IFPF[1]	IFPF[0]	77
	This co	ommand	indicates	the curren	t statu	s of th	e disp	lay as	descri	ibed in	the ta	ble be	low:
	Bi			Descripti	on		Comr						
	D2							= SPI 1 = SPI 3					
		I IFFF	[1]	_ DBI Pixe						pixei, ay / pixe	el.		
Description	DO) IFPF	[0]	Format(Interface Format)	e Colo		'101' '110' '111'	= 16-bi = 18-bi = 24-bi s are no	ts / pix ts / pix ts / pix	el, el, el,			
			Status		_			_	Δ.,	ailabil	i4.,		
		_	Status	Mode On, I	dlo Ma	odo O	ff Slo	on Out			ity		
		-			\leftarrow	_							
Register Availability		-		lode On, l					_				
Availability				ode On, Id		$\overline{}$		-					
				ode On, Id	lle Mo	de On	, Slee	p Out					
		3	Sleep In						Ye	S			
		Sta	atus				Defa	ault Va	alue				
D . ();		Po	wer On	Sequence			77h						
Default		sv	V Reset	,			77h						
		н۷	V Reset				77h						
Flow Chart		OCOLMOD Send D[7:0	(0Ch)	RDDC	DLMOD Jummy Re Jend D[7:	(0Ch)		Host Driver			Par D A A Sec	egend mmand ameter isplay ction Mode quential	



RDDIM (0D00h): Read Display Image Mode

0D00H				RDDIM	(Read	d Disp	lay Im	age M	ode)				
		Ad	dress										
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDIM	R	0Dh	0D00h	Х	D7	D6	D5	D4	D3	D2	D1	D0	00
	The dis	olay mo	dule returr	ns the disp	olay im	age m	ode st	atus.				•	•
	Bit	Sym	bol	Descri	ption		Comr	nent					
	D7		erved				'0'						
	D6		erved				'0' "1" =	Inversi	on is C)n			
Description	D5	INVO	NC	Inversi	on On	/Off	"0" =	Inversi	on is C	Off			
Description	D4	ALLO	NC	All Pixe	el On		'1' = V	Normal White o	lisplay				
	D3	ALLO	OFF	All Pixe	el Off			Normal Black d		ıy			
	D2~ D0	Rese	erved				'000'						
		'											
			Status	ada On I	dia M	ada O	t Clas	n 0.14		ilabilit	y		
		-	Normal M Normal M					•	Yes				
Register Availability		-	Partial Mo		_			•	Yes				
		-	Partial Mo					'	Yes				
		_	Sleep In				<u>· </u>		Yes				
		_											
		Si	tatus				Def	ault Va	alue			1	
			ower On S	Sequence			00h		<u>uiuo</u>			1	
Default			W Reset	•			00h	<u> </u>				_	
		Н	W Reset				00h						
												_ 	
	Sei	rial I/F M	lode	Para	llel I/F	Mode						gend	╗┆
	R	DDIM (0D	Dh)	RE	DIM (0	Dh)	1					mand	
								Host			_		$\langle $
Flow Chart		↓ Send D[7:	0]	D	ummy R	ead	~ '	Driver			`=	splay tion	\mathcal{I}
											\geq		
				S	end D[7	:0]	7			; (ode	ノ
												uential)
										. '	trai	nsfer	<u> </u>



RDDSM (0E00h): Read Display Signal Mode

0E00H		- TOUG	Jispiay				splay S	Signal	Mode)				
		Add	dress										
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDSM	R	0Eh	0E00h	х	D7	D6	D5	D4	D3	D2	D1	D0	00
	The dis			rns the D		Signal		ı	I				
	Bi	t Sym	bol	Descript			Com	ment					
	D7	TEON	١	Tearing E On/Off				On, "0"					
	De	TELC	M	Tearing e mode	ffect lin	е	"1" =	mode1 mode2	,				
Description	D5						'0'						
	D4						,0,						
	D2	? Rese	rved				'0'						
	D1						,0, = 1	No Erro	r				
	DO	Error	on DSI	Error on	DSI		'1' =						
		•	Status						Ava	ailabili	ty		
		ı	Normal N	lode On	, Idle N	lode O	ff, Sle	ep Ou	t Yes	\$			
Register		ı	Normal N	lode On	, Idle N	lode C	n, Sle	ep Ou	Yes	\$			
Availability		ı	Partial M	ode On,	Idle M	ode Of	f, Slee	p Out	Yes	\$			
		F	Partial M	ode On,	Idle M	ode Oı	n, Slee	p Out	Yes	\$			
		\$	Sleep In						Yes	3			
		S	tatus				D	efault '	Value				
Default		P	ower Or	Sequer	ice		00)h					
		S	W Reset	t			00)h					
		H	W Rese	t			00)h					
				_			_			[Le	egend	
	3	Serial I/F	Mode	Pa	arallel I	/F Mod	le —				Со	mmand	$\exists []$
		RDDSM (0)Eh)		RDDSM	1 (0Eh)		77			Par	rameter	
		<u> </u>					•••••	Host Drive	r		7	Display	
Flow Chart		Send D[7	7:0]		Dumm	y Read	7			!	\rightarrow	Action	$\langle \cdot \cdot $
											\geq		$\leq \cdot $
					Send I	D[7:0]	7			į		Mode	ノ
						-				į		quential	$\setminus \mid \mid$
										!	tra	ansfer	<u> </u>



RDDSDR (0F00h): Read Display Self-Diagnostic Result


0F00H		RDDSDR (Read Display Self-Diagnostic Result)												
Inst/Para	R/W		dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0		HEX
RDDSDR	R	0Fh	0F00h	х	0	0	0	0	0	0	0	checksum	_comp	00
	_						-diagno	ostic re				eep Out co	mmand	 - -
		Bit D0	Symb Resei		Descrip hecksi	tion um_con	np			Comme 0'	nt			
Description											1			
			S	status					_		Avai	lability		
				lormal	Mode	On, le	dle Mo	de Of	f, Slee	p Out	Yes	,		
Register			N	Iormal	Mode	On, le	dle Mo	de On	, Slee	p Out	Yes			
Availability			P	artial	Mode	On, Id	le Mod	de Off,	Sleep	Out	Yes			
			P	artial	Mode	On, Id	le Mod	de On,	Sleep	Out	Yes			
			S	leep li	1						Yes			
			St	atus					Defa	ault Va	alue			
Default			Po	wer O	n Seq	uence	!		00h					
Derault			SV	V Rese	et				00h					
			HV	V Rese	et				00h					
Flow Chart		RD	ial I/F I	0Fh)]	RI	DUSTR DUMMY I	(0Fh)		<u>Hos</u> t Driver			Command Parameter Display Action Mode Gequentia transfer	



SLPIN (1000h): Sleep In

1000H	SLPIN (Sleep In)													
		Ad	dress											
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
SLPIN	W	10h	1000h			ı	No A	rgume	nt	ı	ı	ı		
Description	After Sleep in command, user can send PCLK, HS and VS information on RGB I/F for blank display and this information is valid during 2 frames if there is used Normal Mode On in Sleep Out-mode. There is used an internal oscillator for blank display. This command has no effect when the display module is already in Sleep mode.													
Restriction	Sleep Ir It must v stabilize It must v	n Mode wait 5n e. wait 12	I has no e can only nsec befo Omsec af	be exit by re sending ter sendin	the S g next	leep O comma	ut Com and for	mand the su	(11h). pply vo	oltages	and cl	ock cir		
			Status					_	Δva	ailabili	tv			
				Mode On	, Idle N	lode C	off, Sle	ep Ou			· y			
Register			Normal I	Mode On	, Idle N	lode C	n, Sle	ep Ou	t Yes	5				
Availability			Partial N	lode On,	Idle M	ode O	ff, Slee	p Out	Yes	6				
			Partial M	lode On,	Idle M	ode O	n, Slee	p Out	Yes	5				
			Sleep In						Yes	\$				
Default	Status Default Value Power On Sequence Sleep In Mode SW Reset Sleep In Mode HW Reset Sleep In Mode													








SLPOUT (1100h): Sleep Out

1100H		SLPOUT (Sleep Out)													
		Add	ress												
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
SLPOUT	W	11h	1100h				No /	Argum	ent						
Description	This comi module a modules t	re enable	d. The ho	st proce	essor s	ends F	CLK, I	HS and	l VS in	format	ion to d	display	,		
Restriction	is not in S command circuits to The host sending a the registe display de or when the	This command shall not cause any visible effect on the display device when the display module s not in Sleep mode. The host processor must wait five milliseconds after sending this command before sending another command. This delay allows the supply voltages and clock circuits to stabilize. The host processor must wait 120 milliseconds after sending a Sleep Out command before sending a Sleep-In command. The display module loads the display module's default values to the registers when exiting the Sleep mode. There shall not be any abnormal visual effect on the display device when loading the registers if the factory default and register values are the same or when the display module is not in Sleep mode. The display module runs the self-diagnostic functions after this command is received.													
		Sto	tus						Avoil	obility.					
			rmal Mod	le On. Id	dle Mo	de Off	Sleer	Out	Yes	ability					
Register		-	rmal Mod		_				Yes						
Availability		Par	tial Mode	e On, Id	le Mod	le Off,	Sleep	Out	Yes						
		Partial Mode On, Idle Mode On, Sleep Out Yes													
		Sleep In Yes													
Default	Status Default Value Power On Sequence Sleep In Mode SW Reset Sleep In Mode HW Reset Sleep In Mode														







PTLON (1200h): Partial Display Mode On

1200H		PTLON (Partial Display Mode On)													
Inst/Para	R/W	Add MIPI	ress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
PTLON	W	12h	1200h				No	l Argum	l ent						
Description	Display To leave written. modules	This command causes the display module to enter the Partial Display Mode. The Partial Display Mode window is described by the Partial Area (30h) command. To leave Partial Display Mode, the Normal Display Mode On (13h) command should be written. The host processor continues to send PCLK, HS and VS information to display modules for two frames after this command is sent when the display module is in Normal Display Mode. This command has no effect when Partial Display Mode is already active.													
Restriction	This cor	is command has no effect when Partial Display Mode is already active.													
Register Availability		1	Normal Partial M	Mode O Mode O lode On	ep Out	t Yes	i i	y							
Default	Status Default Value Power On Sequence Normal display mode On SW Reset Normal display mode On HW Reset Normal display mode On														
Flow Chart	Refer to	Refer to Partial Area (30h)													




NORON (1300h): Normal Display Mode On

1300H				NORON (No	rmal	Displa	ay Mo	de O	n)						
		Add	Iress												
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
NORON	W	13h	1300h			No A	Argun	nent	l	I	I	1			
Description	as Parti	This command causes the display module to enter the Normal mode. Normal Mode is defined as Partial Display mode. The host processor sends PCLK, HS and VS information to Type 2 display modules two frames before this command is sent when the display module is in Partial Display Mode.													
Restriction	This command has no effect when Normal Display mode is already active.														
										7					
			Status						Avail	abilit	У				
		I	Normal	Mode On, Idle M	ode (Off, S	leep (Out	Yes						
Register		Ī	Normal	Mode On, Idle M	ode (On, SI	leep (Out	Yes						
Availability		I	Partial N	lode On, Idle Mo	de O	ff, Sle	еер О	ut	Yes						
		I	Partial N	lode On, Idle Mo	de O	n, Sle	еер О	ut	Yes						
		;	Sleep In						Yes						
			Sta				Value								
Default				ver On Sequence			Displ								
				Reset			Displ								
			HW	Reset	N	ormal	Displ	ay Mo	ode C	n					
Flow Chart	HW Reset Normal Display Mode On Refer to the description of Partial Area (3000h)														




INVOFF (2000H): Display Inversion Off





INVON (2100H): Display Inversion On






ALLPOFF (2200H): All Pixel Off

	ALLPOFF													
		Ac	ldress											
Inst/Para	R/W	MIDI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
		MIPI	Other											
ALLPOFF	W	22h	2200h				No A	rgumer	nt					
	On/Of	f registe	er can be c	e display pa on or off. t change an			·	ut mod	e and a	status	of the	Displa	У	
		Ir	nput Ima	ge					Disp	lay P	anel			
Description	-	Input Image Display Panel All Pixels On", "Normal Display Mode On" or "Partial Mode On" commands are used to leave this mode. The display panel is showing the content of the Input Image after "Normal Display On" and "Partial Mode On" commands.												
	this m	ode. Th	ne display p	panel is sho	wing th									
Restriction	this m	ode. Th	ne display p	panel is sho	wing th									
Restriction	this m	ode. Th	ne display p	panel is sho	wing th									
Restriction	this m	ode. Th	ne display p	panel is sho	wing th					e after				
Restriction	this m	ode. Th	ne display ptial Mode (panel is sho	wing th	ne cont	ent of t	he Inpu	ut Imag	e after				
Register	this m	ode. Th	status Normal	panel is sho	wing that the second se	ne cont	ent of t	o Out	ut Imag	e after				
	this m	ode. Th	Status Normal	oanel is sho On" commai	dle Mo	ode Off	, Sleep	Out	Availa Yes	e after				
Register	this m	ode. Th	Status Normal Partial N	Mode On, I	dle Modlle Modlle Mod	ode Off,	, Sleep Sleep	Out Out	Availa Yes Yes	e after				
Register	this m	ode. Th	Status Normal Partial N	Mode On, I Mode On, I Mode On, I Mode On, I Mode On, I	dle Modlle Modlle Mod	ode Off,	, Sleep Sleep	Out Out	Availa Yes Yes	e after				








ALLPON (2300H): All Pixel On


2300H		ALLPON												
Inst/Para	R/W	Ac MIPI	ldress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
ALLPON	W	23h	2300h		•		No .	Argum	ent	•	•	•		
Description	"All Pixe	This command turns the display panel white in Sleep Out mode and a status of the Display On/Off register can be on or off. This command does not change any other status. Input Image Display Panel "All Pixels Off", "Normal Display Mode On" or "Partial Mode On" commands are used to leave this mode. The display panel is showing the content of the Input Image after "Normal Display On" and "Partial Mode On" commands.												
Restriction	-													
Register Availability		Status Normal Mode On, Idle Mode Off, Sleep Ou Normal Mode On, Idle Mode On, Sleep Ou Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In								ability				
Default			Status Power O SW Res HW Res	et	ence	Disp Disp	ault Va blay Inv blay Inv blay Inv	ersion ersion	off					








DISPOFF (2800h): Display Off





DISPON (2900h): Display On






CASET(2A00h~2A03h): Set Column Start Address

						CAS	SET						
L 1/D	DAM	Add	Iress	D45.0	D.7	Do	5	D.4	Do	Do	D 4	Do	HEV
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
			2A00h	х	-	-	-	-	-	-	SC9	SC8	00
CASET	\\//D	2Ah	2A01h	х	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	00
CASET	W/R	ZAII	2A02h	х	-	ı	ı	ı	ı	-	EC9	EC8	01
			2A03h	Х	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	8F

This command defines the column extent of the frame memory accessed by the host processor with the read_memory_continue and write_memory_continue commands.

This command makes no change on the other driver status. The values of SC[9:0] and EC[9:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.



Description

Restriction

(1) SC[9:0] always must be equal to or less than EC[9:0].

(2) The SC[9:0] and EC[9:0]-SC[9:0]+1 must can be divisible by 2.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



	Ctatus	D	efault Value
5	Status	SC[9:0]	EC[9:0]
Default	Power On Sequence	0000h	018Fh
	SW Reset	0000h	018Fh
	HW Reset	0000h	018Fh
Flow Chart	CASET 1st & 2nd Param 3rd & 4th Param RASET 1st & 2nd Param 3rd & 4th Param RAMWR D1[B:0],D2[B:0] Any Com	eter: SC[9:0] eter: EC[9:0] (2Bh) eter: SP[9:0] eter: EP[9:0] (2Ch) Data]Dn[B:0]	Legend Command Parameter Display Action Mode Sequential transfer




RASET(2B00h~2B03h): Set Row Start Address

2B00H						RAS	ET						
Leat/Dave	DAM	Ado	Iress	D45.0	D.7	Do	De	D.4	Do	Do	D4	Do	LIEV
Inst/Para	ara R/W –	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
			2B00h	х	ı	-	-	-	ı	1	SP9	SP8	00
PASET	\//\P	2Bh	2B01h	х	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	00
RASET W/	VV/IX	2011	2B02h	х	-	-	-	-	-	- <	EP9	EP8	01
			2B03h	х	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	8F

This command defines the page extent of the frame memory accessed by the host processor with the write_memory_continue and read_memory_continue command.

This command makes no change on theother driver status. The values of SP[9:0] and EP[9:0]

are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory.



(1) SP[9:0] always must be equal to or less than EP[9:0]

Restriction (2) The SP[9:0] and EP[9:0]-SP[9:0]+1 must can be divisible by 2.

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Pagiator	Normal Mode On, Idle Mode On, Sleep Out	Yes
legister vailability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes



	Status	Default Value				
	Sidius	SP[9:0]	EP[9:0]			
Default	Power On Sequence	0000h	018Fh			
	SW Reset	0000h	018Fh			
	HW Reset	0000h	018Fh			
Flow Chart	CASET (2Ah 1st & 2nd Parameter: 3rd & 4th Parameter: RASET (2Bh 1st & 2nd Parameter: 3rd & 4th Parameter: RAMWR (2Cl Image Data D1[B:0],D2[B:0]	SC[9:0] EC[9:0] SP[9:0] EP[9:0] h)	Legend Command Parameter Display Action Mode Sequential transfer			



2C00H	RAMWR												
Inst/Para	DAM	Ad	Address		D.7	Do	De		D0	Do	D4	Do	
	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RAMWR			2C00h	Х	0	0	1	0	1	1	0	0	2C
	DAM	2Ch	1 st Pixel	Х	D ₁ 7	D ₁ 6	D₁5	D ₁ 4	D ₁ 3	D ₁ 2	D ₁ 1	D ₁ 0	
	R/W	2Ch	:	Х	:	:	:	:	:			:	
			N th Pixel	Х	D _N 7	D _N 6	D _N 5	D _N 4	D _N 3	D _N 2	D _N 1	D _N 0	
Description	memory starting at the pixel location specified by preceding CASET (2Ah) and RASET (2Bh) commands. If MV(36h-B5) = 0: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame memory at (SC, SP). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If MV(36h-B5) = 1: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame memory at (SC, SP). The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value or the host processor sends another command.												
Restriction	A Memory Write should follow a CASET(2Ah), RASET(2Bh) or MADCTR(36h) to define the write location. Otherwise, data written with RAMWR(2Ch) and any following RAMWRC(3Ch) commands is written to undefined locations.												
			Status					Δ,	/ailabili	tv			
		-						Α.		· y			
			Normal Mode On, Idle Mode Off, Sleep Out							Yes			
Register			Normal I	Mode On	, Idle N	/lode O	n, Slee	ep Out		Yes			
Availability			Partial Mode On, Idle Mode Off, Sleep Out							Yes			
		-							_				

Sleep In

Yes



Default	Status Power On Sequence SW Reset HW Reset	Default Value Contents of memory is set randomly Contents of memory is not cleared Contents of memory is not cleared
Flow chart	RAMWR (2Ch) Image Data D1[B:0],D2[B:0]Dn[B:0] Any Command	Legend Command Parameter Display Action Mode Sequential transfer



AMPD (2E00b): Momory

						RA	MRD						
Inot/Doro	DAM	Ac	ddress	D15 0	D7	De	DE	D4	Da	D2	D1	DO	ПΕΛ
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
			2E00h	Х	0	0	1	0	1	1	1	0	2E
RAMRD	R/W	256	1 st Pixel	Х	D ₁ 7	D ₁ 6	D₁5	D ₁ 4	D ₁ 3	D ₁ 2	D ₁ 1	D ₁ 0	
KAWKU	I K/VV	2Eh	:	Х	:	:	:	:	:	:	:	:	
			N th Pixel	Х	D _N 7	D _N 6	D _N 5	D _N 4	D _N 3	D _N 2	D _N 1	D _N 0	
Description	processor starting at the pixel location specified by preceding CASET (2Ah) and RASET (2Bh) commands. If MV(36h-B5) = 0: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If MV(36h-B5) = 1: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value or the host processor sends another command.												
	There is no restriction on length of parameters												
Restriction					, parai	meters	•						
Restriction					Stat				,	Availab	ility		
Restriction				Mode C	Stat	tus		еер Оі		Availab Yes			
			Normal	Mode C	Stat	tus Mode	Off, Sl		ıt				
Restriction Register Availability			Normal Normal		Stat On, Idle On, Idle	Mode	Off, Slo	еер Оц	ıt	Yes			
Register			Normal Normal Partial	Mode C	Staten, Idle on, Idle on, Idle	Mode Mode Mode	Off, Slo	eep Ou	ıt t	Yes Yes			



Default	Status Default Value Power On Sequence Contents of memory is set randomly SW Reset Contents of memory is not cleared HW Reset Contents of memory is not cleared
Flow chart	Dummy Read Command Parameter Display Action Any Command Any Command Sequential transfer



3000H					Р	TLAR (Partial	Area)					
Inat/Dara	R/W	Add	ress	D15-8	D7	De	DE	D4	Do	Do	D1	D0	HE
Inst/Para	K/VV	MIPI	Other	ס-פוט	יט	D6	D5	D4	D3	D2	D1	D0	
			3000h	х	-	-	-	-	ı	-	SR9	SR8	00
PTLAR	R/W	30h	3001h	х	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
TILAK	17/77	3011	3002h	х	-	-	-	-	ı	-	ER9	ER8	01
			3003h defines	х	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	81
	If End	d Row >	Start Ro		TOIIOWIF	ng rigure					Partia Area		
Description	If End	d Row <	Start Ro	ow	_								
	ER	2[9:0]	→ =							Ħ	}	Partial Area	
	90	:[9:0]										Davision	
) OR	ໄລ.ດໄ		-		_		_		+	1	Partial	
											J	Area	




		Status			Availability	
		Normal Mode (On, Idle Mode Off, Sleep	Out	Yes	
Register		Normal Mode (On, Idle Mode On, Sleep	Yes		
Availability		Partial Mode O	n, Idle Mode Off, Sleep (Out	Yes	
		Partial Mode O	n, Idle Mode On, Sleep (Out	Yes	
		Sleep In			Yes	
	Status		Default Value			
	Status		SR[9:0]	EF	R[9:0]	
Default	Power	On Sequence	0000h	01	8Fh	
	SW R	eset	0000h	01	8Fh	
	HW R	eset	0000h	01	8Fh	
Flow chart	1 ^s	PTLAR (30h)	Partial Model DISPOFF (2) NORON (1) Partial Model Partial Model DISON (2)	28h) 3h) OFF	Para Dis	aring



PTLAR (3100h): Vertical Partial Area


3000H		PTLAR (Partial Area)											
Inst/Para F	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IIISVFala	IN/VV	MIPI	Other	D13-6	D1	Dб	טט	D4	טט	DZ	וט	DO	HEX
		V 30h	3100h	х	-	1	ı	-	ı	ı	1	SC8	00
DTLAD	R/W		3101h	х	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	00
PTLAR	K/VV		3102h	х		-		-	-	-	-	EC8	01
			3103h	х	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	8F

This command defines the Vertical Partial Display mode's display area. There are two parameters associated with this command, the first defines the Start Column (SC) and the second the End Column (EC), as illustrated in the following figure.



If End Column < Start Column







		Default Value	
	Status	Default Value SC[9:0]	EC[9:0]
Default	Power On Sequence	0000h	018Fh
	SW Reset	0000h	018Fh
	HW Reset	0000h	018Fh
Flow chart	1. To Enter Partial Mod PTLAR (30h) 1st & 2nd Parameter: SR[9:0] 3rd & 4th Parameter: ER[9:0] PTLON (12h) Partial Mode Note: B=23	Partial Mode DISPOFF (28 NORON (13r Partial Mode C Image Data D1[B:0],D2[B:0Dn[B:0] DISON (29h	Optional to prevent tearing effect image display DEF Command Parameter Display Action Mode Sequential transfer



TEOFF (3400h): Tearing Effect Line OFF

3400H		TEOFF (Tearing Effect Line OFF)													
		Addr	ess												
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
TEOFF	W	34h	3400h	No Argument											
Description	This o	comman	d turns o	ff the disp	olay mo	dule's	Tearir	ng Effe	ect out	put sigi	nal on	the TE	signal		
Restriction	This	This command has no effect when the Tearing Effect output is already off.													
			Status							Availab	oility				
			Norma	Mode O	n, Idle	Mode	Off, S	leep (Out \	Yes					
Register			Norma	Mode O	n, Idle	Mode	On, S	leep (Yes					
Availability				Mode Or						′es					
		Partial Mode On, Idle Mode On, Sleep Out										Yes			
	Sleep In										Yes				
				Status					lt Valu	е					
Default				Power (uence		OFF OFF							
				HW Res				OFF							
								•			•				
										<u>-</u>					
												gend	- ,		
		TE Li	ine Outpu	t ON						¦ L	Com	nmand			
										_	Para	meter			
Flow Chart		T:	↓ EOFF (34I	2)						<	Di	splay	\supset		
			1011	'''						<	\langle Ac	tion	>		
		TELI	↓ ne Output	OFF						; (M	ode			
		15 11	ie Output	UFF						! ! !	Sagi	uential			
										(nsfer	<i>)</i>		
										<u></u>					



TEON (3500h): Tearing Effect Line ON

3500H		TEON (Tearing Effect Line ON)											
Inst/Para	R/W	Addr	ess	D15-8	D7	D6	D5	5 D4	D3	D2	D1	D0	HEX
IIISVFaIa	K/VV	MIPI	Other	D13-6	יט	D6	DS	D4	DS	DZ	וט	DU	ПЕХ
TEON	R/W	35h	3500h	Х	0	0	0	0	0	0	0	TELOM	00
TEON	K/VV	3311	330011	Х	U	U	U	U	U	U	U	TELOW	

Bit	Symbol	Description	Comment
D0	TELOM	Output mode of TE signal	0:only V-blanking 1:V-blanking +H-blanking

This command turns on the tearing Effect output signal on the TE signal line. The TE signal is not affected by changing MADCTR (36h) B4 (Line Address Order).

The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.

If TELOM = D:


The Tearing Effect Output line consists of V-Blanking information only.



If TELOM = 1:

The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information.






The Tearing Effect Output line shall be active low when the display module is in Sleep mode.



Restriction	This command has no effect when Tearing Effect output is alr	eady ON.
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
Dominton	Partial Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Partial Mode On, Idle Mode On, Sleep Out	Yes
-	Sleep In	Yes
Default	Status Power On Sequence OFF SW Reset HW Reset OFF	








MADCTR (3600h): Scan Direction Control


360	00H		MADCTR (Scan Direction Control)											
In at /F	Inot/Doro PAA	DAM	Add	ress	D15 0	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Inst/Para	R/W	MIPI	Other	D15-8	יט	Ъб	DS	D4	D3	DZ	וט	D0	ПЕХ	
MAD	CTR	W	36h	3600h	х	D7	D6	D5	D4	D3	D2	D1	D0	00

This command defines the scan direction of Source and Gate Driver. This command makes no change on the other driver status.

Bit	Symbol	Description	Comment
D7	MY	Row Address Increment	0: Increasing in vertical
<i>D1</i>	IVII	Now Address increment	1: Decreasing in vertical
D6	MX	Column Address Increment	0: Increasing in horizontal
Ъ	IVIX	Column Address increment	1: Increasing in horizontal
D5	MV	Row/Column Order (MV)	0: Row/column exchange
DS	IVIV	Row/Column Order (IVIV)	1: Normal
D4	ML	Vertical Refresh Order	0: LCD Refresh Top to Bottom
D4	IVIL	Vertical Reflesh Order	1: LCD Refresh Bottom to Top
D3	RGB	RGB/BGR Order	'1' =BGR, "0"=RGB
D2	Reserved		0
D1	RSMX	Horizontal Flip	'0' = Normal display
וטו	KOWA	Horizontal Flip	'1' = Flipped display
D0	RSMY	Vertical Flip	'0' = Normal display
טט	KOIVIT	Vertical Flip	'1' = Flipped display









IDMOFF (3800h): Idle Mode Off


3800H	1			II	OMOF	F (Idle	Mode	Off)					
Inst/Para	R/W	MIPI	Idress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IDMOFF	W	38h	3800h				No A	ırgume	nt				
Description	This c	ommano	d causes th	e display ı	module	e to ex	it Idle r	mode.					
Restriction	This c	ommano	d has no eff	ect when	the dis	play m	nodule	is not	in Idle	mode.			
Register Availability			Status Normal M Normal M Partial M Partial M Sleep In	ode On, I	dle Mo	ode Oi de Off	n, Slee	ep Out	Yes		у		
Default	Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off HW Reset Idle Mode Off												
Flow Chart	\ [\	IDMC	node ON DFF (38h) ode OFF							Par I	egend mmand rametel Display Action Mode quentia		



IDMON (3900h): Enter_idle_mode

3900H				-	Ent	ter_idle	e_mod	le					
		Add	Iress										
Inst/Para	R/W			D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
		MIPI	Other										, .
IDMON	W	39h	3900h			l	No .	Argum	ent	l		1	
Description	In Idle M	lode, cole each of t	auses the or express he R, G a nput Imaç	sion is re nd B col	duced	. Color	s are s	hown (on the)	/ device		g the
	Color Black Blue Red Mager Green Cyan Yellow	0XXX 0XXX 1XXX 1XXX 0XXX 0XXX	6 R5 R4 R3 XXXXX XXXXX XXXXX XXXXX XXXXX XXXX	R2 R1 R0		G7 G6 G DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX	XX XX XX XX XX XX	3 G2 G1	G0	0XXXX 1XXXX 0XXXX 1XXXX 0XXXX 0XXXX	7 B6 B5 B4 B3 B2 B1 B XXXXXXX XXXXXXX XXXXXXX XXXXXXX XXXX		
Restriction	This con	nmand h	as no effe	ct when	modul	e is alr	eadv ir	n idle o	n mod	е.			
Restriction	11,110 00,1		00 110 0110					- 1010 0					
		S	tatus						Avai	lability	,		
			ormal Mo	de On,	Idle M	ode Of	f, Slee	p Out	Yes				
Register		N	ormal Mo	de On.	ldle M	ode Or	ı. Slee	p Out	Yes				
Availability			artial Mod				•	•					
			artial Mod				<u> </u>						
			leep In			, C.OOp		Yes					
Default			Sta Po SV	atus wer On S V Reset V Reset	Seque	nce	ldle N	ult Valu Mode C Mode C Mode C	ue Off				







COLMOD (3A00h): Interface Pixel Format

3A00H					C	OLN	10D (Interf	ace Pi	ixel F	orma	t)			
		Add	ress												
Inst/Para	R/W	MIPI	Oth		D15-8	3 D	7	D6	D5	D4	D	3 D2	D1	D0	HE
COLMOD	W	3Ah	3A0	0h	Х	()	1	1	1	C	IFPF[2]	IFPF[1]	IFPF[0]	77
	IFPF[2:0	0] : MCl ed DPI	J Pixe interf	el Fo	rmat then	Defir the c	ition.	pondii	ng bits	s in th	e para	ed by the i	ignore		
		ol Interf bit/pixe					1	II-	PF[2] 0	11	FPF[1] 0	IFPF[i	0]		
		bit/pixe	•		, ·				0		1	0			
		bit/pixel	•					-		1	1				
		ixel (65	•		, .		,	1		0	1				
		ixel (26							1		1	0			
	24bit/p	ixel (16	.7M c	color	s)				1		1	1			
	SPI 1-1-	-1													
	- 100 111	10-	DCX	617	std	707	194	000	DOM	200	12000	700			
	Children			*			78		18		35.5	Didition GRUDE Water	100		
	84 55500	Ma Wees	15	38	×	100		91(9)			1010	Latysteet Date West			
	3905/00	Date Write	1	×	:34	*000	080	9300		904	D) III	2nd piroli () ata Hiri	the		
	THERAMI	Date Winter	10	ж	×	100	-2904	1000	1100	=44	Bept	led pixel trus-fed			
	301					-7		-		į.					
Description	SPI 3-3-	-2													
	100 0 0 d	in	nes	1879	11(4)	reni	76/4	1011	1962)	=011	10(0)	State			
	EMDWR			*		*	- 0	-1		*		BLICTON GRAM Wyse.			
	1= KAME	lute Wine	-	1000		1000				MILI	9000	he plosi Dato With			
	SHRAMI	Data William	-			1203	rotti		(12)1		W2(0)	Ded proof Stop Wee			
	INDIAMI	Data Writer	1	11111	800	1.800	1000	Augu	CORN	mpj	Magag	Ord plant Date Wes	*		
	70.0								1.1		- 2.7				

SPI 256 Gray

NGV 256 Gree	DOK	PET	Diel	1000	2000	000	0021	2001	70974	Kins.
CHOWN										GRAM Was
14 KAM Data Wills	2/8	PHIL							run	Total proof Date William
Sall E-SM Date Write	1	PIIT	190						P90	Del pinel Trans Wine
fed KAMDoka Wells	100	HIT.			1255		7705		2005	. Belgis el Dans Weis
50 m.										

Restriction



	Status		Availability
	Normal Mode On, Idle Mod	e Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mod	e On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode	Off, Sleep Out	Yes
	Partial Mode On, Idle Mode	On, Sleep Out	Yes
	Sleep In		Yes
	Status	Default Va	alue
	Power On Sequence	77h	
Default	SW Reset	77h	
	HW Reset	77h	
Flow chart	-bits/Pixel Mode COLMOD (3Ah) 1st Parameter (06h) -bits/Pixel Mode		Leger Comma Parame Displa Actio Mode Sequer transf



RAMWRC (3C00h): Memory Continuous Write

Inst/Para	R/W R/W	Ad MIPI 3Ch	Other 3C00h 1st Pixel	D15-8 X X	D7 0	D6	D5	D4	Address												
			3C00h	Х			DS	D4	DS												
RAMWR	R/W	3Ch			0	_				DZ	וט	DU	ПЕХ								
RAMWR	R/W	3Ch	1 st Pixel	Χ		0	1	1	1	1	0	0	3C								
KAWWIK	17,77	3011	R/W 3Ch																		
		: X : : : : : : : : : : : : : : : : : :																			
			N th Pixel	Х	D _N 7	D _N 6	D _N 5	D _N 4	D _N 3	D _N 2	D _N 1	D _N 0									
Description	Nth Pixel X D _N 7 D _N 6 D _N 5 D _N 4 D _N 3 D _N 2 D _N 1 D _N 0 This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue of write_memory_start command. If MV(36h-B5) = 0: Data is written continuing from the pixel location after the write range of the previous RAMWR(2Ch) or RAMWRC(3Ch). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. If MV(36h-B5) = 1: Data is written continuing from the pixel location after the write range of the previous RAMWR(2Ch) or RAMWRC(3Ch). The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The p register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End Page (EP) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – + 1) the extra pixels are ignored. Frame Memory Access and Interface setting (B3h), WEMODE=0 When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will ignored.										are lue. e the) * e e page o the P – SF										



	Sta	atus	Availability	
	Normal Mode On, Idl	e Mode Off, Sleep Out	Yes	
	Normal Mode On, Idl	e Mode On, Sleep Out	Yes	
Register Availability	Partial Mode On, Idle	e Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle	e Mode On, Sleep Out	Yes	
	Sle	ep In	Yes	
	Status	Default	t Value	
Default	Power On Sequence	Contents of memo		v
Delauit	SW Reset	Contents of mem	_	•
	HW Reset	Contents of mem		
			<i>,</i>	
Flow chart	RAMWRC (3Ch) Image Data D1[B:0],D2[B:0]Dn[B:0] Any Command		Pars D A	egend mmand ameter isplay ction flode uential ansfer



RAMRDC (3E00h): Memory Continuous Read

Inst/Para	R/W	RAMRDC R/W Address D15-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX													
IIISVF ala	17/77			D15-8	D7	De	D5	D4	D3	D2	D1	DO	HE/		
		MIPI	Other	D13-0	יט	Do	DS	D4	D3	DZ	וט	DO	1167		
			3E00h	Х	0	0	1	1	1	1	1	0	3E		
RAMRDC	R/W	3Eh	1 st Pixel	Х	D ₁ 7	D₁6	D ₁ 5	D ₁ 4	D ₁ 3	D ₁ 2	D ₁ 1	D ₁ 0			
TOWNEDO	17,44	JLII	:	Х	:	:	:	:	:		:	:			
			N th Pixel	Χ	D_N7	D _N 6	D_N5	D _N 4	D_N3	D _N 2	D _N 1	D _N 0			
Description	write_n If MV(3 Data is RAMW written The col written host pro (EP - S If MV(3 Data is RAMW written register frame r process + 1) the Frame When t ignored	6h-B5 writtel R(2Ch to the lumn r to the ocesso SP + 1 6h-B5 writtel R(2Ch to the r is the nemor sor sel e extra Memo he trail	n continui n) or RAM frame me egister is frame me or sends a) the extra	mmand. Ing from WRC(30 mory un another of a pixels a mory un SP and column er commer ignored and Into ber of da difollow a difollow a difollow a difollow a difference and Into ber of da difference and Into ber of da difollow a difference and Into difference and Int	the pix. Ch). The cet to Solid the pix. Ch). The comma are ignorable the pix. Ch). The till the pix the coregister and. If d. erface at a except a CASE	el locat e column column C and to page re nd. If the pred. el locat e page req lumn re er equa the nur setting eeds (E	ion aftern register en en uml ion after register en en uml ion after register en en uml ion after register en en en uml ion after register en en en uml ion after register en uml ion	er the wester is the requals to per of per the were in the quals the increase in the second column (in the pixels). WEMO-1)*(EP	rite rannen inc s the E er is in he End pixels ex rite ran n increine End mente dumn (Ed exceed DE=0 -SP+1)	ge of the rement of Columbia C	ne preved and umn (Edited. Pit (EP) val (EC – ne preved) and pit (EP) val (ious pixels C) va xels are lue or SC + 1 ious xels are ue. The ritten to e host 1) * (E) g data	are lue. e the) * e pag o the P – S will b		



	Status		Availability	
	Normal Mode On, Idle Mod	e Off, Sleep Out	Yes	
Register	Normal Mode On, Idle Mod	e On, Sleep Out	Yes	
Availability	Partial Mode On, Idle Mod	e Off, Sleep Out	Yes	
	Partial Mode On, Idle Mod	e On, Sleep Out	Yes	
	Sleep In		Yes	
	Status	Default	: Value	
Default	Power On Sequence	Contents of memo	ry is set randoml	У
Boladit	SW Reset	Contents of memo		
	HW Reset	Contents of memo	ory is not cleared	
Flow chart	RAMWRC (3Ch) Image Data D1[B:0],D2[B:0]Dn[B:0] Any Command		Pa	egend ommand ommand orameter Display Action Mode equential cansfer



STESL(4400h): Set_Tear_Scanline

STESL(4400	iii) . 3	et_rea	ar_Sca	niine										
4400H					STESL	_(Set_	Γear_S	canlin	e)					
Inst/Para	R/W	Add	ress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
		MIPI	Other										,	
STESL	W	44h	4400h	Х	STS[15]	STS[14]	STS[13]	STS[12]	STS[11]	STS[10]	STS[9]	STS[8]	00	
			4401h	Х	STS[7]	STS[6]	STS[5]	STS[4]	STS[3]	STS[2]	STS[1]	STS[0]	00	
Description	the dis B4. Th Line m	splay rea ne Tearii	aches lin ng Effect	n the disp e N. The Line On	TÉ sigr	nal is n	ot affec	ted by	changi cribes	ng set_	_addres	ss_mo	de bit utput	
	The T	earing E	ffect Out	tput line s	hall be	active	low wh	en the	display	/ modu	le is in	Sleep	mode.	
Restriction														
			Status Norma	I Mode O	n, Idle	Mode	Off, SI	eep Oι		ailabili s	ty			
Register			Norma	Mode O	n, Idle	Mode	On, SI	eep Ou	ıt Ye	Yes				
Availability			Partial	Mode Or	t Ye	Yes								
				Mode Or	, Idle I	Mode (On, Sle	ep Out						
			Sleep I	n					Ye	S				
Default				Status Power Or SW Rese HW Rese	et .	ence	STS STS	ault Val [15:0]= [15:0]= [15:0]=	:16'h00 :16'h00	000				
Flow Chart		_	Send 1st p	tear_scanlin		-				Acti Mr	nand neter splay			



GSL (4500h): Get_Scanline

4500H					GSI	_(Get_	Scanli	ne)					
		Add	dress										HEX
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	
0.01	_		4500h	Х	GTS[15]	GTS[14]	GTS[13]	GTS[12]	GTS[11]	GTS[10]	GTS[9]	GTS[8]	0x
GSL	R	45h	4501h	х	GTS[7]	GTS[6]	GTS[5]	GTS[4]	GTS[3]	GTS[2]	GTS[1]	GTS[0]	xx
Description	numbe	er of sca an line i	turns the on lines on s defined Mode, th	a display as the firs	device st line o	e is def of V-Sy	ined as	s VSYN I is den	V + V oted a	BP + \ s Line	/ACT +		
Restriction	-							Δ					
		Г	Status						Ava	ailabili	ty		
			Normal	Mode On	, Idle N	lode C	off, Sle	ep Ou	Yes	5			
Register		-	Normal	Mode On	, Idle N	lode C	n, Sle	ep Ou	Yes	3			
Availability			Partial N	lode On,	Idle M	ode O	ff, Slee	p Out	Yes	3			
			Partial M	lode On,	Idle M	ode O	n, Slee	p Out	Yes	5			
			Sleep In						Yes	3			
Flow Chart		Sond 161	get_scanline Wait 3us Jummy Read parameter GTS				Part	gend nmand ameter Display ction Mode equential transfer] > > > > > > > > > > > > > > > > > > >				



DSTBON (4F00h): Deep Standby Mode On

4F00H		Deep	Stariu				Stand	by Mod	la On)				
4F00H		l		D.		(Deeb	Stand	by woo	ie On)	I	I	I	
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DSTBON	W	4Fh	4F00h	х	0	0	0	0	0	0	0	DSTB	00
Description	DSTB: Notes: 1. To 2. Fo	="1", ent : o exit De or MIPI I	d is used ter deep ep Stan F, if deel -D1_P/N	standby dby Mod standb	mode de, inpu y mode	It low p	ulse mo	ore than se pull	HSSI_0	CLK_P		ζ.	
Restriction	-												
		[Status						Av	/ailabil	ity		
				l Mode	On, Idl	e Mode	Off, S	leep O					
Register			Norma	I Mode	On, Idl	e Mode	On, S	leep O	ut Ye	s			
Availability				Mode C	*								
			Partial Sleep I	Mode C	n, Idle	Mode	On, SI	eep Ou	it Ye				
			Sieep i	··		X			116	73			
			Status					Default	Value				
Default		Ī	Power C	n Sequ	ence		()0h					
Delault		;	SW Res	et			(00h					
		l	HW Res	et			(00h					
Flow chart		Parar	TBON (4F	B=1						P	Display Action Mode equentiatransfer		



WRDISBV (5100h): Write Display Brightness

5100H		100h): Write Display Brightness WRDISBV Address													
		Add	ress												
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
WRDISBV	W	51h	5100h	Х	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	FF		
		ciple rela	is used to					st brigh	tness ar	nd FFh v	/alue me	eans the	highest		
Description															
Restriction	The d	ne display supplier cannot use this command for tuning													
1 Controller		Status Availability													
		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes													
			Norma	I Mode	On, Idl	e Mod	e Off, S	Sleep C	ut Y	es					
Register			Norma	I Mode	On, Idl	e Mod	e On, S	Sleep C	ut Y	es					
Availability			Partial	Mode (On, Idle	Mode	Off, S	leep O	ut Ye	es					
				Mode (On, Idle	Mode	On, SI	eep O							
			Sleep	<u>In</u>					Ye	es					
			Status						t Value)					
Default				On Seq	uence			FFh							
			SW Res				-	FFh							
			HW Res	set				FFh							
Flow chart	Legend Command Parameter WRDISBV (51h) Display Action Mode Sequential transfer														



RDDISBV (5200h): Read Display Brightness

5200H				y <u>y</u>			DISBV						
		Add	dress										
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDISBV	R	52h	5200h	х		DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	FF
Description		le relat		rightness v s that 00h v		eans the	e lowest	brightn	ess and	l FFh va	alue mea	ans the	highest
Restriction	-									-		V	7
		ſ	01-1										
			Status Norma	I Mode O	n, Idle	Mode	Off, SI	eep Ou		ailabili s	ity		
Register				I Mode O							,		
Availability		•	Partial	Mode Or	ı, idle i	Mode (Off, Sle	ep Ou	t Ye	S			
				Mode Or	, Idle I	Mode (On, Sle	ep Ou					
			Sleep I	n					Ye	S			
			21-1					- (14)	M-1			-	
			Status Power C	n Seque	nce			efault ` Fh	value				
		_	SW Res					Fh					
Default		I	HW Res	et			F	Fh					
												_	
Flow Chart		odlsBV (i	neter	Host Driver	[Lege Comm Param Disp Acti Moor Seque trans	neter lay on de						



WRCTRLD (5300h): Write Display Control

5300H		,.		, p. 131. y			RDISB	V						
		Add	ress											
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
WRCTRLD	W	53h	5300h	х	0	0	BCTRL	0	DD	0	0	0	28	
Description				rol ,1=en; ntrol ,1=e										
Restriction	The d	he display supplier cannot use this command for tuning												
Register Availability Default			Norma Partial Partial Sleep Status	Il Mode Il Mode Mode (Mode (In On Sequ	On, Idle On, Idle On, Idle	e Mod	e On, S e Off, SI e On, SI	eep O	Out Yout Yout Yout You	es es es	lity			
Flow chart		Para	RDISBV (5	1h) /[7:0]				28h		P	Legend Command Caramete Display Action Mode Eequentiatransfer	d der		



RDCTRLD (5400h): Read Display Control

5400H		1100	<u> 2.ор</u>	, cc		RDI	DISBV						
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCTRLD	R	54h	5400h	х	0	0	BCTRL	0	DD	0	0	0	28
Description				rol ,1=enab ntrol ,1=ena									
Restriction	-												
Register Availability			Norma Partial	I Mode O I Mode O Mode Or Mode Or n	n, Idle ı, Idle I	Mode Mode (On, Sle	eep Ou	it Ye it Ye t Ye	s s	ity		
Default		;	Status Power C SW Res HW Res		nce		28	efault ' Bh Bh Bh	Value				
Flow Chart		nd param DBV[7:0	neter	<u>Host</u> Driver		Lego Comm Paran Disp Acti Mo	neter play on de						



IMGEHCCTR (5800h): Set_color_enhance

MGEHCCTR	(580	iun) :	Set_cc	olor_	ennar	ice								
5800H					WI	RCE (se	et_colo	r_enha	nce)					
		Add	dress											
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
WRCE	W	58h	5800h	Χ	0	0	0	0	0	SLR_EN	SLR_LEV EL1	SLR_LEV EL0	00	
				_										
	Bit				cription				Valu		_			
	SL	R_EN			light Rea	adable nt Enal	ole			disable; nable				
Description	SL	R_LEV	EL[1:0]		light Rea	adable nt Leve	<u> </u>		0~2	2, low to h	nigh			
Restriction	-													
Register Availability			Norma Partia	al Mod I Mod I Mod	de On, e On, I	Idle Mo	de On,	Sleep (Sleep C	Out	Yes Yes Yes Yes Yes Yes Yes	bility			
Flow Chart	2	Con Part	gend Inmand Display Otion Mode equential transfer)										



IMGEHCCTR (5900h): Read_color_enhance

MGEHCCTR	(590	un) : F	kead_c	olor_	<u>ennan</u>	<u>ce</u>							
5900H					RDCI	E (set_	color_c	enhan	ce)				
Inst/Para	R/W	Add	lress	D15-8	B D7	D6	D5	D4	D3	D2	D1	D0	HEX
IIISVFAIA	IX/VV	MIPI	Other	ס-כום) D7	D0	D3	D4	D3				HEX
RDCE	R	59h	5900h	Х	0	0	0	0	0	SLR_EN	SLR_LEV EL1	SLR_LE VEL0	00
	Bit			De	escriptio	n	_	_	Value				
		R_EN		Sı	unlight Renhancem	eadable	able			sable;			
	SLI	R_LEVE	L[1:0]		unlight Re		⁄el		0~2,	low to hi	gh		
Description													
Restriction	-												
Register Availability		Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Flow Chart		Action Mc Seq	neter										



CESLRCTR (5A00h): Set color enhance1

CESLRCTR (JAUL	л) : з	set_co	IOI_E	ennand	je i							
5A00H					CESL	RCTR (set_co	lor_enh	nance1)				
/ 5	D 4.4.	Add	dress	5 .16		5.0		5.4	-	D 0	-	5.0	
Inst/Para	R/W	MIPI	Other	D15-8		D6	D5	D4	D3	D2	D1	D0	HEX
CESLRCTR	W/R	5Ah	5A00h	Х	SLR_AM BI_IN7	SLR_AM BI_IN6	SLR_AM BI_IN5	SLR_AM BI_IN4-	SLR_AM BI_IN3	SLR_AM BI_IN2	SLR_AM BI_IN1	SLR_AM BI_IN0	00
	Di				Danasia	4:			Valen	_			
	Bit		N. INIT 6		Descrip				Value	3			
	SL	R_AME	BI_IN[7:0]	l	Low byt	e of amb	ient ligh	t value	00h				
Description													
Restriction	-												
Register Availability			Norm Partia	al Mo al Mo al Mo	ode On, ode On, de On, lo	Idle Mo	de On, de Off,	Sleep C	Out Out	Yes Yes Yes Yes Yes Yes	bility		
Flow Chart		Con Part	gend nmand Display Ction Mode equential transfer)									



CESLRCTR (5B00h): set_color_enhance1


CESLRCTR (SBOO	ın) : se	et_cold	r_enn	ance'	<u> </u>							
5B00H				С	ESLRC	TR (se	t_colo	r_enha	nce1)				
In at/Dana	D.44/	Add	ress	D45.0	D7	Do	DE	D4	Do	Do	D4	Do	шту
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
CESLRCTR	W/R	5Bh	5B00h	х	SLR_AM BI_IN15	SLR_AM BI_IN14	SLR_AM BI_IN13	SLR_AM BI_IN12-	SLR_AM BI_IN11	SLR_AM BI_IN10	SLR_AM BI_IN9	SLR_AM BI_IN8	00
	Bit			Do	scriptio	.	_		Value				
		R_AMBI	 _IN[15:8]			of ambie	nt light v	value	00h				
Description													
Restriction	-												
Register Availability		Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Flow Chart	Legend Command Parameter Display Action Mode Sequential transfer												



RDDDBS(A100h): Read_DDB_Start

A100H						DDBS(Read_I	DDB_S	tart)				
Inst/Para	R/W	Add MIPI	lress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
			A100h	х	SID[7]	SID [6]	SID [5]	SID [4]	SID [3]	SID [2]	SID [1]	SID [0]	D0
			A101h	х	SID[15]	SID[14]	SID[13]	SID[12]	SID[11]	SID[10]	SID[9]	SID[8]	01
RDDDBS	R	A1h	A102h	х	MID[7]	MID[6]	MID[5]	MID[4]	MID[3]	MID[2]	MID[1]	MID[0]	80
			A103h	х	MID[15]	MID[14]	MID[13]	MID[12]	MID[11]	MID[10]	MID[9]	MID[8]	90
			A104h	x	1	1	1	1	1	1	1	1	FF
Description	1 st 2 nd 3 rd 4 th 5 th	parameter: Supplier ID code parameter: Supplier ID code parameter: Module ID parameter: Module ID Exit code (FFh).											
Restriction													
Register Availability		Status Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
		2										_	
		Statu	s			Defa	ult Value	e					
		Otara				After	MTP	В	Sefore M	1TP			
Default		Powe	r On Se	equence	MTP	Value	0	01h, D0h, 90h, 60h, FFh			h		
		SW R	Reset			MTP	Value	0	1h, D0h	n, 90h, 6	60h, FF	h	
	HW Reset					MTP Value 01h, D0h, 90h, 60h,					60h, FF	h	








RDDDBC(A800h): Read DDB Continous

A800H		On): Read DDB Continous RDDDBC Address												
		Ado	dress											
Inst/Para	R/W	MIPI	Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
			A800h	х	SID[7]	SID [6]	SID [5]	SID [4]	SID [3]	SID [2]	SID [1]	SID [0]	D0	
			A801h	х	SID[15]	SID[14]	SID[13]	SID[12]	SID[11]	SID[10]	SID[9]	SID[8]	01	
RDDDBC	R	A8h	A802h	х	MID[7]	MID[6]	MID[5]	MID[4]	MID[3]	MID[2]	MID[1]	MID[0]	80	
			A803h	х	MID[15]	MID[14]	MID[13]	MID[12]	MID[11]	MID[10]	MID[9]	MID[8]	90	
			A804h	x irns the s	1	1	1	1	1	1	1	1	FF	
Description	point Note: block Note: 1. Se 2. Re	Note: For use example, 1. Set maximum return packet size=3 2. Read 0xA1, return 3 bytes SID[7:0], SID[15:8], MID[7:0] 3. Read 0xA8, return 2 bytes MID[15:8],RID[7:0], RID[15:8] and 0xFF												
Restriction	DDB comn	A Read DDB Start command (RDDDBS) should be executed at least once before a Read DDB Continue command (RDDDBC) to define the read location. Otherwise, data read with a Read DDB Continue c ommnd is undefined.												
			Stat	116						vailabi	lity			
		•		mal Mod	de On, l	ldle Mo	de Off,	Sleep		es	iity			
Register			Nor	mal Mod	de On,	ldle Mo	de On,	Sleep (Out Y	es				
Availability			Part	ial Mod	e On, lo	dle Mod	de Off,	Sleep C	Out Y	es				
			Part	ial Mod	e On, Id	dle Mod	de On, S	Sleep C	ut Y	es				
			Slee	ep In					Υ	es				
						Default	Value							
		Stat	tus			After M	TP E	Before MTP						
Default		Pov	ver On S	Sequenc	ce MTP Value 01h, D0h, 90				n, 90h,	60h, FF	h			
		sw	Reset	_	MTP Value 01h, D0h, 9				n, 90h,	90h, 60h, FFh				
		HW	Reset			MTP Va	alue ()1h, D0l	h, 90h,	60h, FF	h_			







RDFCS(AA00h): Read First Checksum

AA00H							RDFCS	5					
Inst/Para	R/W	Add	Iress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
movi ara	10,44	MIPI	Other	D10 0	D7	D0	D3	D4	D3	DZ	Di	D0	TILX
RDFCS	R	AAh	AA00h	х	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	00
Description	Set" a regist	area ers (no ss to th	ot includ ose	rns the f de "Manu me mem	ıfacture	Comm	and Se						
Restriction	area			to wait 1					rite acc	ess on	"User C	ommar	nd Set'
		Status							Avai	ilability	,		
	_	Normal Mode On, Idle Mode Off, Sleep Out Yes											
Register		Normal Mode On, Idle Mode On, Sleep Out Yes											
Availability		Partia	Mode	On, Idle	Mode	Off, Sle	ep Ou	t	Yes				
		Partia	Mode	On, Idle	Mode	On, Sle	eep Out		Yes				
		Sleep	In				$\overline{}$		Yes				
Default		Status Powe S/W F H/W F	r On Se Reset	quence		C	Default ' 00h 00h 00h	Value					
Flow Chart				RDFCS Send Pa FCS[rameter					P. Se	Legend Command aramete Display Action Mode equentia transfer		



RDCCS(AF00h): Read Continue Checksum

AF00H							RDCCS	5					
Inst/Para	R/W	Add MIPI	Iress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCCS	R	AFh	AF00h	х	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0	00
Description	the fir	rst ksum h	as calc	rns the outline the control of the c	om "Us	er Com	mand S	et" area	a registe	ers and	the frar	•	
Restriction				to wait 3 re there								commar	nd Set'
		01.1								1 1114			
		Statu		de On, le	dio Mod	40 Off	Sloop C) t	Yes	ability			
Register				de On, le					Yes				
Availability				e On, Id					Yes				
		Parti	al Mod	e On, Id	le Mod	e On, S	leep O	ut	Yes				
		Slee	p In						Yes				
Default		Status Power S/W F	r On Se Reset	quence				Defa 00h 00h 00h	ault Valu	Je			
Flow Chart				Send Pa CCS	rameter					P	Legend Command aramete Display Action Mode equentia transfer		



HBMMode (B000h) : Set_HBM Mode **B000H SetHBMMode** Address **HEX** R/W Inst/Para D15-8 D7 D6 D5 D4 D3 D2 D1 D₀ **MIPI** Other HBM_E SetHBMMode W/R B0h B000h 0 0 0 0 0 04 Ν Value Bit Description HBM_EN HBM_EN=1: Select HBM mode High brightness mode selection Description Restriction **Status** Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Legend Command Parameter Display Flow Chart Action Mode Sequential transfer



SetDSIMode (C200h): set_DSI Mode

C200H	(620	un) :	set_DS	I IVIO	ue	94	etDSIMo	nde					
0200H			I			36	, COSINIC	Jue					
Inst/Para	R/W	Add	dress	015-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IIISVFAIA	IN/VV	MIPI	Other	713-6	D7	D0	DS	D4		DZ	וט	D0	
SetDSIMode	W/R	C2h	C200h	Х	0	0	0	0	0	0	DM1	DM0	00
	В	Bit		Des	cription				Value				
	0	OM[1:0]		Disp	olay timir	ng mode	selection	n	2'b00: inte 2'b01: rese 2'b10: VS\ 2'b11: exte HSYNC al	erved YNC alig ernal timi	n mode ing (VSY	NC+	
Description													
Restriction	Note: (1) If	ote: 1) If video mode, need to set DM[1:0] = 2'b11.											
			Status	;						Availa	bility		
					de On,	Idle Mo	de Off,	Slee	p Out	Yes			
Register			Norma	al Mod	de On,	ldle Mo	de On,	Slee	p Out	Yes			
Availability			Partial	Mod	e On, le	dle Mod	de Off,	Sleep	Out	Yes			
			Partial	Mod	e On, le	dle Mod	de On, S	Sleep	Out	Yes			
			Sleep	ln						Yes			
Flow Chart		Para C	meter display										




SetDSPIMode (C400h): set_DSPI Mode

C400H	- (0	<u> </u>	<u>. 001_</u>	011	mouo		DSPI r	node	е					
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D	4	D3	D2	D1	D0	HEX
SetDSPIMode	W/R	C2h	C200h	Х	SPI_WR AM	-	DSPI_C FG1	DSP FG		-	-	-	DSPI_E N	00
	E	Bit		Des	cription				Va	lue				
	С	SPI_EN	I	DAU	JL SPI N	ODE E	nable		1:	disable enable				
	С	SPI_CF	⁻ G[1:0]	DAU	JL SPI M	1ODE Se	election		10 11	: 1P1T f	or 1 wire or 2 wire or 2 wire ed)		
Description	S	SPI_WRAM This command is used in SPI/SPINK interfaces. Making sure to set SPI_WRAM=1 before host writes SRAM via SPI/SPINK interfaces. O: disable 1: SPI interface write RAM enable SPI/SPINK interfaces.												
	Note	ote: detailed DAUL SPI formats are described at next page.												
Restriction														
			Status	3	_						Availa	bilitv		
					de On,	Idle Mo	de Off,	Sle	ер (Out	Yes			
Register			Norma	al Mo	de On,	Idle Mo	de On,	Sle	ер (Out	Yes			
Availability			Partia	l Mod	le On, l	dle Mo	de Off,	Slee	рΟ	ut	Yes			
			Partia	l Mod	le On, l	dle Mo	de On,	Slee	рО	ut	Yes			
			Sleep	In							Yes			
Flow Chart		Com Para L An S	gend Immand Display Ction Mode equential transfer	>										




DUAL SPI via SPI3 interface:





DUAL SPI via SPI4 interface:






(FE00h): CMD Mode Switch

	Mode Switch MAUCCTR (Manufacture Command Set Control)												
FE00H				MAUCCT	≺ (Man	ufactu				ontrol)		
Instruction	R/W		dress				I	Param	eter		T		
		MIPI	Others	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
CMD Mode Switch	W/R	FEh	FE00h	00h	0	0	0	0	C	CMD_P	age[3:	0]	00
	This	comm	and is u	sed to sw	itch the	Manu	facture	Comn	nand P	ages a	nd Use	er	
	Com	mands	s sets.							2		V	
	CI	MD_Pa	ge[3:0]	Hex '	Value				Descr	iption			
		000	0	00h (c	lefault)	Us	er Com	mand S	et (UCS	S = CMI	01)		
.		000	1	0	Ма	nufactu	ire Com	mand S	Set Page	e0 (CM	ID2 P0)		
Description		001	0	02	2h	Ма	nufactu	ire Com	command Set Page1 (CMD2 P1)				
		001	1	03	3h	Ma	nufactu	re Com	command Set Page2 (CMD2 P2)				
		010	0	04	4h	Ma	nufactu	re Com	command Set Page3 (CMD2 P3)				
		010	1	0	5h	Ma	nufactu	ire Com	command Set Page4 (CMD2 P4)				
Restriction	ı												
				Sta	itus					Availal	oility		
		Nori	mal Mod	e On, Idle	Mode	Off, SI	leep Ou	ut		Yes	6		
Register	4	Nori	Normal Mode On, Idle Mode On, Sleep Out Yes				5						
Availability		Par	tial Mode	e On, Idle	Mode	Off, Sl	eep Ou	ıt		Yes	6		
		Par	tial Mode	e On, Idle	Mode	On, Sl	eep Ou	ıt		Yes	3		
				Slee	p In					Yes	3		
		S	tatus					Defa	efault Value				
								FEh	Eh / FE00h				
Default	Po	wer O	n Seque	ence					00h				
		S/M	/ Reset						00h				
		H/W	/ Reset						00h				








(FF00h): Read CMD Status

FF00H	CIVIL	Juan		MAUCCT	TR (Manufacture Command Set Control)												
		Add	dress					Param									
Instruction	R/W	MIPI		D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
RD CMD Status	R	FFh	FF00h	00h	0	0	0	0	С	MD_St	atus[3:	0]	00				
	This	comm	and is u	sed to sw	itch the	Manu	ufacture	Comn	nand P	ages a	nd Use	er	•				
	Com	mands	s sets.														
	СМ	D_Stat	us[3:0]	Hex	(Value				Description								
		000	00	00h	(default) (Jser Cor	nmand	nand Set (UCS = CMD1)								
Description		000	01		01h	N	/lanufact	ure Cor	Command Set Page0 (CMD2 P0)								
Description		00′	10		02h			ure Cor	mmand	Set Pag	ge1 (CN	/ID2 P1)				
		00′	11		03h	N	/lanufact	ure Cor	mmand	Set Pag	ge2 (CN	/ID2 P2)				
		010	00		04h	N	/lanufact	ure Cor	mmand	Set Pag	ge3(CN	/ID2 P3)				
		010	01		05h	V	/lanufact	ure Cor	Command Set Page4 (CMD2 P4)								
				•													
Restriction	-				_<												
				Sta	itus					Availab	oility						
		Nori	mal Mod	e On, Idle	e Mode	Off, S	leep O	ut		Yes	6						
Register	Normal Mode On, Idle Mode On, Sleep Out					Out Yes											
Availability	Partial Mode On, Idle Mode Off, Sleep Out				ut Yes												
		Par	tial Mode	e On, Idle	Mode	On, S	leep Ou	ıt		Yes	3						
				Slee	ep In					Yes	5						
				ı													
			4-4					Defa	ult Valı	ne							
		3	tatus FFh / FF00h						FFh / FF00h								
Default	Po	wer O	n Seque	ence	nce 00h						00h						
		S/M	/ Reset		00h						00h						
		H/W	/ Reset						00h								







7. Electrical Characteristics

7.1 Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When RM67160 is used out of the absolute maximum ratings, the RM67160 may be permanently damaged. To use the RM67160 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the RM67160 will malfunction and cause poor reliability.

item	Symbol	Value	Unit
Power supply voltage	VDDI	-0.3 ~ + 5.5	V
Power supply voltage	VDD (VDDA, VDDB, VDDR)	-0.3 ~ + 5.5	V
Complete state (MA) ()	AVDD-AVSS	-0.3 ~ + 6.6	V
Supply voltage (MV)	VCL-AVSS	-0.3 ~ + 6.6	V
Supply voltage (HV)	VGH - VGLX	-0.3 ~ + 33	V
Input voltage	VIN	-0.3 ~ VDDI+ 0.3	V
Output voltage	VO	-0.3 ~ VDDI+ 0.3	V
Operating temperature	Topr	-40 ~ + 85	℃
Storage temperature	Tstg	-55 ~ + 125	°C

Notes:

If one of the above items is exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation. Therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.

7.2 ESD Protection Level

Model	Test Condition	Level
Human Body Mode	R = 1.5 kohm / C = 100 pF	Pass 3KV
Machine Mode	R = 0 ohm / C = 200 pF	Pass 300V

7.3 Latch-Up Protection Level

The device will not latch up at trigger current levels less than ±200 mA.



7.4 DC Characteristics

7.4.1 Basic Characteristics	Symbol	Condition	Min.	Тур.	Max.	Unit	Related Pins
Parameter							
Analog Power Supply Voltage	VDD	Operation Voltage	2.7	2.8	3.6	V	Note 1
O pin Power Supply Voltage	VDDI	I/O supply voltage	1.65	1.8	3.3	V	Note 1,2
O piir i owei ouppiy voitage							
ogic High level input voltage	VIH	VDDI = 1.65V ~ 3.3V	0.8* VDDI	-	VDDI	V	Note 3
ogic Low level input voltage	VIL	VDDI = 1.65V ~ 3.3V	0.0	-	0.2* VDDI	V	Note 3
ogic High level Output voltage	VOH	lout = -1 mA	0.8* VDDI	-	VDDI	V	Note 3
ogic Low level Output voltage	VOL	lout = +1 mA	0.0	-	0.2* VDDI	V	Note 3
ogic High level input current Except MIPI)	IIHD	Vin=0~VDDI			1	uA	Note 3
ogic Low level input current Except MIPI)	IILD	Vin=0~VDDI	-1			uA	Note 3
ogic High level input current MIPI)	IIHD	Vin=0~VDDI			1	uA	Note 3
ogic Low level input current MIPI)	IILD	Vin=0~VDDI	-1			uA	Note 3
AVDD booster voltage	AVDD		4.5		6.5	V	Note 3
/CL booster voltage	VCL		-3.5		-5	V	Note 3
/GH booster voltage	VGH		AVDD		2AVDD	V	Note 3
GL booster voltage	VGL		VCL		VCL -AVDD	V	Note 3
oltage difference between VGH and /GL	VGHL	VGH-VGL			30	V	Note 3
Samma reference voltage	VGMP		2.0		6.0	V	Note 3,4
Samma reference voltage	VGSP		0.0		4.5	V	Note 3
DSC	Fosc		20.24	22	23.76	MHz	
Channel deviation voltage	V_{DEV}	Sout ≥ AVDD-1.0V, and 0V < Sout ≤ 1.0V				mV	TBD
Channel deviation voltage	V_{DEV}	1.0V < Sout < AVDD-1.0V				mV	TBD

Notes:


- 1. VDD means VDDA, VDDR, VDDB. And VSS means VSSA, VSSR, VSSB, AVSS, VSSAM. VDDB, VDDA and VDDR should be the same input voltage level and larger than VDDI voltage.
- 2. Recommend VDDI=1.8V for power saving.
- 3. Ta(ambient temperature) ranges from -30° C to 85 $^{\circ}$ C.
- 4. $VGMP \le AVDD 0.2V$



7.5 MIPI Characteristics

7.5.1 High-Speed Receiver Specification

DC Specifications



High Speed Receiver

Parameter	Description	Min	Nom	Max	Units	Note
VCMRX(DC)	Common-mode voltage HS receive mode	70		330	mV	1,2
VIDTH	Differential input high threshold			70	mV	
VIDTL	Differential input low threshold	-70			mV	
VIHHS	Single-ended input high voltage			460	mV	1
VILHS	Single-ended input low voltage	-40			mV	1
ZID	Differential input impedance	80	100	125	Ω	


Notes:

- 1. Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.
- 2. This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz



7.5.2 Forward high speed transmissions

DDR Clock Definition



Clock Parameter	Symbol	Min	Тур	Max	Units	Notes
UI instantaneous	UI _{INST}	2		12.5	ns	1,2

Notes:

- 1. This value corresponds to a minimum 80 Mbps data rate.
- 2. The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.

Data-Clock Timing Specifications


Parameter	Symbol	Min	Тур	Max	Units	Notes
Data to Clock Skew [measured at transmitter]		-0.15		0.15	UI _{INST}	1
Data to Clock Setup Time [receiver]	T _{SETUP[RX]}	0.15			UI _{INST}	2
Clock to Data Hold Time [receiver]	T _{HOLD[RX]}	0.15			UI _{INST}	2

Notes:

- 1. Total silicon and package delay budget of 0.3*Ul_{INST}
- 2. Total setup and hold window for receiver of 0.3*UIINST



7.5.3 Data to Clock Timing Definitions






7.5.4 Low power transceiver specifications

Parameters	Symbol	Condition	Min	Тур	Max	Unit
Logic high level input voltage	VIHCD	Contention Detection (Lane_D0)	450		1350	mV
Logic low level input voltage	VILCD	Contention Detection (Lane_D0)	0		200	mV
Logic high level input voltage	VIH-LPRX	LP-Rx (Lane_CK, Lane_D0, Lane_D1)	880	-	1350	mV
Logic low level input voltage	VIL-LPRX	LP-Rx (Lane_CK, Lane_D0, Lane_D1	0		550	mV
Logic low level input voltage	VIL-ULPS	LP-Rx ULPS (Lane_CK, Lane_D0, Lane_D1)	0		300	mV
Logic high level input voltage	VOH-LPTX	Contention Detection (Lane_D0)	1.1	1.2	1.3	V
Logic low level input voltage	VOL-LPTX	Contention Detection (Lane_D0)	-50	0	50	mV
eSPIKE ^(1.2.3)	Fig. 2	Input pulse rejection			300	V.ps

Notes:

Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 State. An impulse less than this will not change the receiver state.


In addition to the required glitch rejection, implementers shall ensure rejection of known RF-interferers. Input Glitch Rejection of Low Power Receivers as follow.





7.6 AC Characteristics

7.6.1 Serial Interface Characteristics



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	T _{SCYC}	Clock cycle (Write)	100		ns	
	T _{SCYC}	Clock cycle (Read)	300		ns	
	T _{SCH}	Clock "H" pulse width (Write)	40		ns	
SCL	T _{SCH}	Clock "H" pulse width (Read)	140		ns	
SOL	T _{SCL}	Clock "L" pulse width (Write)	40		ns	_
	T _{SCL}	Clock "L" pulse width (Read)	140		ns	
	T _{SCr}	Clock rise time		5	ns	
	T_{SCf}	Clock fall time		5	ns	
nCS $\frac{T_{CSU}}{T_{CH}}$		Chip select setup time	20		ns	
		Chip select hold time	50		ns	-
SDI	T_{SISU}	Data input setup time	20		ns	
	T _{SIH}	Data input hold time	20		ns	-
SDO	T_{SOD}	Data output setup time		120	ns	
	T _{SOH}	Data output hold time	5		ns	-


Note: Logic high and low levels are specified as 20% and 80% of VDDI for Input signals.

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VDD=2.7V to 3.6V, GND=0V




7.6.2 DSI Timing Characteristics

HS Data Transmission Burst



HS clock transmission






Timing Parameters:


Parameter	Description	Min	Тур	Max	Unit
T _{CLK-POST}	Time that the transmitter continues to send HS clock after the last associated Data	60ns + 52*UI			ns
	Lane has transitioned to LP Mode. Interval				
	is defined as the period from the end of				
	$T_{HS-TRAIL}$ to the beginning of $T_{CLK-TRAIL}$.				
T _{CLK-TRAIL}	Time that the transmitter drives the HS-0	60			ns
	state after the last payload clock bit of a HS				
	transmission burst.				
T _{HS-EXIT}	Time that the transmitter drives LP-11	300			ns
	following a HS burst.				
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to enable	Time for Dn to		38	ns
	the HS line termination, starting from the	reach V _{TERM-EN}			
	time point when Dn crosses V _{IL,MAX} .				
T _{CLK-PREPARE}	Time that the transmitter drives the Clock	38		95	ns
	Lane LP-00 Line state immediately before				
	the HS-0 Line state starting the HS				
	transmission.				
T _{CLK-PRE}	Time that the HS clock shall be driven by	8			UI
	the transmitter prior to any associated Data				
	Lane beginning the transition from LP to				
	HS mode.				
T _{CLK-PREPARE}	T _{CLK-PREPARE} + time that the transmitter	300			ns
+ T _{CLK-ZERO}	drives the HS-0 state prior to starting the				
	Clock.				
$T_{D-TERM-EN}$	Time for the Data Lane receiver to enable	Time for Dn to		35 ns +4*UI	
	the HS line termination, starting from the	reach V _{TERM-EN}			
	time point when Dn crosses V _{IL,MAX} .				
T _{HS-PREPARE}	Time that the transmitter drives the Data	40ns + 4*UI		85 ns + 6*UI	ns
	Lane LP-00 Line state immediately before				
	the HS-0 Line state starting the HS				
	transmission				
T _{HS-PREPARE}	T _{HS-PREPARE} + time that the transmitter	145ns + 10*UI			ns
+ T _{HS-ZERO}	drives the HS-0 state prior to				
	transmitting the Sync sequence.				
T _{HS-TRAIL}	Time that the transmitter drives the flipped	60ns + 4*UI			ns
	differential state after last payload data bit				
	of a HS transmission burst				



Turnaround Procedure



Bus turnaround (BAT) from MPU to display module timing



Bus turnaround (BAT) from display module to MPU timing

Low Power Mode:

Parameter	Description	Min	Тур	Max	Unit	Notes
$T_{LPX(M)}$	Transmitted length of any Low-Power state period of MCU to display module	50		150	ns	1,2
$T_{TA\text{-SURE}(M)}$	Time that the display module waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{LPX(M)}		2*T _{LPX(M)}	ns	2
$T_{LPX(D)}$	Transmitted length of any Low-Power state period of display module to MCU	50		150	ns	1,2
$T_{TA\text{-}GET(D)}$	Time that the display module drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		5*T _{LPX(D)}		ns	2
$T_{TA\text{-}GO(D)}$	Time that the display module drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		4*T _{LPX(D)}		ns	2
T _{TA-SURE(D)}	Time that the MPU waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{LPX(D)}		2*T _{LPX(D)}	ns	2


NOTE:

2. Transmitter-specific parameter

^{1.} T_{LPX} is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.



7.6.3 Reset Timing



Reset input timing:

VDDI=1.65 to 3.3V, VDD=2.7 to 3.6V, AGND=DGND=0V, Ta=-40 to 85° C


Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t _{RESW}	*1) Reset low pulse width	RESX	10	-	-	-	μS
t _{REST} *2) Reset complete time	*2) Poset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
	-		-	120	When reset applied during Sleep out mode	ms	

Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10μs	Reset
Between 5µs and 10µs	Reset starts (It depends on voltage and temperature condition.)

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out—mode. The display remains the blank state in Sleep In—mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX. Note 4. Spike Rejection also applies during a valid reset pulse as shown below:




Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.




8. Power Generation

8.1 2 Supply Power (VDDI/VDD)





8.2 DC/DC Converter Circuit






8.3 External Components

No.	Signal name	Values	Max ability
1	VDDA, VDDR, VDDB	Cap , 2.2uF	6.3V
2	VDDI, VCC	Cap , 2.2uF	6.3V
3	VREF	Cap , 22nF	6.3V
4	DVDD	Cap , 1.0uF	6.3V
5	VREFN5/VREFP5	Cap , 1.0uF	6.3V
6	VGHR	Cap , 1.0uF	16V
7	VGLR	Cap , 1.0uF	16V
8	BVP3D	Cap , 2.2uF	10V
9	BVN3D	Cap , 2.2uF	10V
10	C11P/C11N	Cap , 1.0uF	6.3V
11	C12P/C12N	Cap , 1.0uF	6.3V
12	AVDD	Cap , 2.2uF	10V
13	C31P/C31N	Cap , 1.0uF	6.3V
14	C32P/C32N	Cap , 1.0uF	6.3V
15	VCL	Cap , 2.2uF	6.3V
16	C41P/C41N	Cap , 1.0uF	16V
17	VGH	Cap , 2.2uF	25V
18	C51P/C51N	Cap , 1.0uF	16V
19	VGL	Cap , 2.2uF	25V
20	VGL (VGL-GND)	Schottky Diode	




8.4 Power on/off sequence and timing

Power On sequence



Power Off sequence





8.5 Power Level Modes

Normal display mode on = NORON
Partial mode on = PTLON
Idle mode off = IDMOFF
Idle mode on = IDMON
Sleep out = SLPOUT
Sleep in = SLPIN
Deep standby mode = DSTBON

Definition example:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.

In this mode, the display is able to show maximum 16.7M colors.

2. Partial Mode On, Idle Mode Off, Sleep Out

In this mode, part of the display is used with maximum 16.7M colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. Only the MPU interface and registers are working with VDDI power supply. Contents of the frame memory can be safe or random.

6. Deep Standby Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. The MPU interface and registers are not working. Contents of the frame memory are random.


7. Power Off Mode


In this mode, VDDI and VDDA/VDDR/VDDB are removed.

NOTE: Transition between mode 1~5 is controllable by MPU commands. Mode 6 is entered for power saving with both power supplies for I/O and analog circuits and can be exited by hardware reset only (RESX=L). Mode 7 is entered only when both power supplies for I/O and analog circuits are removed.



9. Pad Diagram and Coordination





Chip size: 8300 um x 2360um (Include sealing and scribe line)

Chip thickness: 200/300 um
 PAD coordinates: PAD center
 PAD coordinates origin: Chip center

Au bump size

17um x 35um: Source:S0~S240
 20um x 35um: gate control signal

3. 30um x 38um: Input Pads

Au bump pitch: See PAD coordinates table

■ Au bump height: 12±2 um (typ.)

No. in the figure corresponds to No. in the PAD coordinates table

Alignment mark

Alignment mark shape	Х	Υ
left	4024	1055
right	-4024	1055



■ Pad Coordinate (Unit: um)

-	Pad Coordin
NO.	PAD NAME
1	ANALOG_TEST1
2	VGLR
3	VGLR
4	VGHR
5	VGHR
6	VREFP5
7	VREFP5
8	VREFP5
9	VREFN5
10	VREFN5
11	VREFN5
12	BVP3D
13	BVP3D
14	BVN3D
15	BVN3D
16	VCL
17	VCL
18	AVDD
19	AVDD
20	VREF
	VGSP
21	VGMP
22	
23	DUMMY
24	ANALOG_TEST2
25	VDDR
26	VDDR
27	VDDA
28	VDDA
29	AVSS
30	AVSS
31	AVSS
32	VSSR
33	VSSR
34	VSSR
35	TE1
36	SWIRE
37	OLED_EN
38	TÉ
39	RESX
40	SDO
41	VSSI
42	SDI_RDX
43	DCX
44	WRX_SCL
45	CSX
46	D[0]
47	VSSI
48	D[1]
49	D[2]
50	D[3]
	_ rol

	5.41
51	D[4]
52	D[5]
53	VSSI
54	D[6]
55	D[7]
56	TEST1
57	EXTCLK
58	TEST2
59	VSSI
60	TEST3
61	IM1
62	IM0
63	DSWAP
64	TESTEN
65	PSWAP
66	BSTM
67	VDDI
68	VDDI
69	VCC
70	VCC
71	DVDD
72	DVDD
73	DVSS
74	DVSS
75	HSSI_D1_P
76	HSSI_D1_P
77	HSSI_D1_N
78	HSSI_D1_N
79	VSSAM
80	HSSI_CLK_P
81	HSSI_CLK_P
82	HSSI_CLK_N
83	HSSI_CLK_N
84	VSSAM
85	HSSI_D0_P
86	HSSI_D0_P
87	HSSI_D0_N
88	HSSI_D0_N
89	VSSR
90	VSSR
91	VSSA
92	VSSA
93	AVSS
94	AVSS
95	VSSB
96	VSSB
97	VSSB
98	C11P
99	C11P
100	C11P

101 102 103 104	C11N C11N C11N
103	
	C11N
104	•
104	C12P
105	C12P
106	C12P
107	C12N
108	C12N
109	C12N
110	VDDB
111	VDDB
112	VDDB
113	VDDR
114	VDDR
115	VDDR
116	AVDD
117	AVDD
118	AVDD
119	C31P
120	C31P
121	C31P
122	C31N
123	C31N
124	C31N
125	VCL
126	VCL
127	VCL
128	C32P
129	C32P
130	C32P
131	C32N
132	C32N
133	C32N
134	C41P
135	C41P
136	C41N
137	C41N
138	C51N
139	C51N
140	C51N C51P
140	C51P
141	VGH
143	VGH
143	VGHR
144	VGHR
	VGHR
146	
147	VGHR
140	VGHR
148	
148 149 150	VGLR VGLR

151	VGL
152	VGL
153	AVSS
154	AVSS
155	AVSS
156	MTP_PWR
157	MTP_PWR
158	MTP_PWR
159	MTP_PWR
160	MTP_PWR
161	MTP_PWR
162	DUMMY
163	VGLR
164	VGHR
165	VREFP5
166	VREFN5
167	VSR_L[10]
168	VSR_L[9]
169	VSR_L[8]
170	VSR_L[7]
171	VSR_L[6]
172	VSR_L[5]
173	VSR_L[4]
174	VSR_L[3]
175	VSR_L[2]
176	VSR_L[1]
177	SW_L[1]
178	SW_L[2]
179	SW_L[3]
180	SW_L[4]
181	SW_L[5]
182	SW_L[6]
183	SW_L[7]
184	SW_L[8]
185	SW_L[9]
186	SW_L[10]
187	SDMY
188	S240
189	S239
190	S238
191	S237
192	S236
193	S235
194	S234
195	S233
196	S232
197	S231
198	S230
199	S229
200	S228



202 \$226 203 \$225 204 \$224 205 \$223 206 \$222 207 \$221 208 \$220 209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 <th>201</th> <th>S227</th>	201	S227
203 \$225 204 \$224 205 \$223 206 \$222 207 \$221 208 \$220 209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 <td></td> <td></td>		
204 \$224 205 \$223 206 \$222 207 \$221 208 \$220 209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 <td></td> <td></td>		
205 \$223 206 \$222 207 \$221 208 \$220 209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 <td></td> <td></td>		
206 \$222 207 \$221 208 \$220 209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 <td>-</td> <td></td>	-	
207 \$221 208 \$220 209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 <td></td> <td></td>		
208 \$220 209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 <td></td> <td></td>		
209 \$219 210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187 <td></td> <td></td>		
210 \$218 211 \$217 212 \$216 213 \$215 214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187		
211 S217 212 S216 213 S215 214 S214 215 S213 216 S212 217 S211 218 S210 219 S209 220 S208 221 S207 222 S206 223 S205 224 S204 225 S203 226 S202 227 S201 228 S200 229 S199 230 S198 231 S197 232 S196 233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S189 240 S188 241 S187		
212 S216 213 S215 214 S214 215 S213 216 S212 217 S211 218 S210 219 S209 220 S208 221 S207 222 S206 223 S205 224 S204 225 S203 226 S202 227 S201 228 S200 229 S199 230 S198 231 S197 232 S196 233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S189 240 S188 241 S187		
213 S215 214 S214 215 S213 216 S212 217 S211 218 S210 219 S209 220 S208 221 S207 222 S206 223 S205 224 S204 225 S203 226 S202 227 S201 228 S200 229 S199 230 S198 231 S197 232 S196 233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S189 240 S188 241 S187		
214 \$214 215 \$213 216 \$212 217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187		
215 S213 216 S212 217 S211 218 S210 219 S209 220 S208 221 S207 222 S206 223 S205 224 S204 225 S203 226 S202 227 S201 228 S200 229 S199 230 S198 231 S197 232 S196 233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S188 240 S188 241 S187		S215
216 S212 217 S211 218 S210 219 S209 220 S208 221 S207 222 S206 223 S205 224 S204 225 S203 226 S202 227 S201 228 S200 229 S199 230 S198 231 S197 232 S196 233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S188 240 S188 241 S187	214	
217 \$211 218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$188 240 \$188 241 \$187	215	S213
218 \$210 219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$188 240 \$188 241 \$187	216	S212
219 \$209 220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	217	S211
220 \$208 221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$188 240 \$188 241 \$187	218	S210
221 \$207 222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	219	S209
222 \$206 223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	220	S208
223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	221	S207
223 \$205 224 \$204 225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	222	S206
225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	223	
225 \$203 226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187		
226 \$202 227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	L	
227 \$201 228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187		
228 \$200 229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187		
229 \$199 230 \$198 231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187		
230 S198 231 S197 232 S196 233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S189 240 S188 241 S187		
231 \$197 232 \$196 233 \$195 234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	-	
232 S196 233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S189 240 S188 241 S187		
233 S195 234 S194 235 S193 236 S192 237 S191 238 S190 239 S189 240 S188 241 S187		
234 \$194 235 \$193 236 \$192 237 \$191 238 \$190 239 \$189 240 \$188 241 \$187	-	
235 S193 236 S192 237 S191 238 S190 239 S189 240 S188 241 S187	L	
236 S192 237 S191 238 S190 239 S189 240 S188 241 S187		
237 S191 238 S190 239 S189 240 S188 241 S187		
238 \$190 239 \$189 240 \$188 241 \$187		
239 S189 240 S188 241 S187		
240 S188 241 S187		
241 S187	-	
	-	
1 242 S186		
243 S185		
244 S184	-	
245 S183	-	
246 S182	-	
247 S181		S181
248 S180	248	S180
249 S179		S179
250 S178	250	S178

251	S177
252	S176
253	S175
254	S174
255	S173
256	S172
257	S171
258	S170
259	S169
260	S168
261	S167
262	S166
263	S165
264	S164
265	S163
266	S162
267	S161
268	S160
269	S159
270	S158
271	S157
272	S156
273	S155
274	S154
275	S153
276	S152
277	S151
278	S150
279	S149
280	S148
281	S147
282	S146
283	S145
284	S144
285	S143
286	S142
287	S141
288	S140
289	S139
290	S138
291	S137
292	S136
293	S135
294	S134
295	S133
296	S132
297	S131
298	S130
299	S129
300	S128
550	0.20

301 \$127 302 \$126 303 \$125 304 \$124 305 \$123 306 \$122 307 \$121 308 \$DMY 309 \$DMY 310 \$VGHR 311 \$VGLR 312 \$DMY 313 \$DMY 314 \$DMY 315 \$DMY 316 \$DMY 317 \$VREFN5 318 \$DMY 319 \$DMY 320 \$DMY 321 \$DMY 322 \$DMY 323 \$DMY 324 \$VREFP5 325 \$DMY 326 \$DMY 327 \$DMY 328 \$DMY 329 \$DMY 331 \$VGHR 332 \$DMY 333 \$DMY 334 \$110		
303 \$125 304 \$124 305 \$123 306 \$122 307 \$121 308 \$DMY 309 \$DMY 310 \$VGHR 311 \$VGLR 312 \$DMY 313 \$DMY 314 \$DMY 315 \$DMY 316 \$DMY 317 \$VREFN5 318 \$DMY 319 \$DMY 320 \$DMY 321 \$DMY 322 \$DMY 323 \$DMY 324 \$VREFP5 325 \$DMY 326 \$DMY 327 \$DMY 328 \$DMY 329 \$DMY 330 \$VGLR 331 \$VGHR 332 \$DMY 334 \$120 335 \$119 336 \$118 <td></td> <td></td>		
304 \$124 305 \$123 306 \$122 307 \$121 308 \$DMY 309 \$DMY 310 \$VGHR 311 \$VGLR 312 \$DMY 313 \$DMY 314 \$DMY 315 \$DMY 316 \$DMY 317 \$VREFN5 318 \$DMY 319 \$DMY 320 \$DMY 321 \$DMY 322 \$DMY 323 \$DMY 324 \$VREFP5 325 \$DMY 326 \$DMY 327 \$DMY 328 \$DMY 329 \$DMY 330 \$VGLR 331 \$VGHR 332 \$DMY 334 \$120 335 \$119 336 \$118 337 \$117 <td></td> <td></td>		
305 \$123 306 \$122 307 \$121 308 \$DMY 309 \$DMY 310 \$VGHR 311 \$VGLR 312 \$DMY 313 \$DMY 314 \$DMY 315 \$DMY 316 \$DMY 317 \$VREFN5 318 \$DMY 319 \$DMY 320 \$DMY 321 \$DMY 322 \$DMY 323 \$DMY 324 \$VREFP5 325 \$DMY 326 \$DMY 327 \$DMY 328 \$DMY 329 \$DMY 330 \$VGLR 331 \$VGHR 332 \$DMY 333 \$DMY 334 \$120 335 \$119 336 \$118 337 \$117 <td>303</td> <td>S125</td>	303	S125
306 \$122 307 \$121 308 \$DMY 309 \$DMY 310 \$VGHR 311 \$VGLR 312 \$DMY 313 \$DMY 314 \$DMY 315 \$DMY 316 \$DMY 317 \$VREFN5 318 \$DMY 319 \$DMY 320 \$DMY 321 \$DMY 322 \$DMY 323 \$DMY 324 \$VREFP5 325 \$DMY 326 \$DMY 327 \$DMY 328 \$DMY 329 \$DMY 330 \$VGLR 331 \$VGHR 332 \$DMY 333 \$DMY 334 \$120 335 \$119 336 \$118 337 \$117 338 \$116 <td>304</td> <td>S124</td>	304	S124
307 \$121 308 \$DMY 309 \$DMY 310 \$VGHR 311 \$VGLR 312 \$DMY 313 \$DMY 314 \$DMY 315 \$DMY 316 \$DMY 317 \$VREFN5 318 \$DMY 319 \$DMY 320 \$DMY 321 \$DMY 322 \$DMY 323 \$DMY 324 \$VREFP5 325 \$DMY 326 \$DMY 327 \$DMY 328 \$DMY 329 \$DMY 330 \$VGLR 331 \$VGHR 332 \$DMY 333 \$DMY 334 \$120 335 \$119 336 \$118 337 \$117 338 \$116 339 \$115 <td>305</td> <td>S123</td>	305	S123
308 SDMY 309 SDMY 310 VGHR 311 VGLR 312 SDMY 313 SDMY 314 SDMY 315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114	306	S122
309 SDMY 310 VGHR 311 VGLR 312 SDMY 313 SDMY 314 SDMY 315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113	307	S121
310 VGHR 311 VGLR 312 SDMY 313 SDMY 314 SDMY 315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112	308	
311 VGLR 312 SDMY 313 SDMY 314 SDMY 315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S10 <	309	
312 SDMY 313 SDMY 314 SDMY 315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109	310	VGHR
313 SDMY 314 SDMY 315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S109 346 S108	311	VGLR
314 SDMY 315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S112 343 S111 344 S110 345 S109 346 S108 347 S107	312	SDMY
315 SDMY 316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S100 345 S109 346 S108 347 S107	313	SDMY
316 SDMY 317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S100 345 S109 346 S108 347 S107 348 S106	314	
317 VREFN5 318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	315	SDMY
318 SDMY 319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	316	SDMY
319 SDMY 320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	317	VREFN5
320 SDMY 321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	318	SDMY
321 SDMY 322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	319	SDMY
322 SDMY 323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	320	SDMY
323 SDMY 324 VREFP5 325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	321	SDMY
324 VREFP5 325 SDMY 326 SDMY 327 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	322	SDMY
325 SDMY 326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	323	SDMY
326 SDMY 327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	324	VREFP5
327 SDMY 328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	325	SDMY
328 SDMY 329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	326	SDMY
329 SDMY 330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	327	SDMY
330 VGLR 331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	328	SDMY
331 VGHR 332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	329	SDMY
332 SDMY 333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	330	VGLR
333 SDMY 334 S120 335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	331	VGHR
334 \$120 335 \$119 336 \$118 337 \$117 338 \$116 339 \$115 340 \$114 341 \$113 342 \$112 343 \$111 344 \$110 345 \$109 346 \$108 347 \$107 348 \$106 349 \$105	332	SDMY
335 S119 336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	333	SDMY
336 S118 337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	334	S120
337 S117 338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	335	S119
338 S116 339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	336	S118
339 S115 340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	337	S117
340 S114 341 S113 342 S112 343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	338	S116
341 \$113 342 \$112 343 \$111 344 \$110 345 \$109 346 \$108 347 \$107 348 \$106 349 \$105	339	S115
342 \$112 343 \$111 344 \$110 345 \$109 346 \$108 347 \$107 348 \$106 349 \$105	340	S114
343 S111 344 S110 345 S109 346 S108 347 S107 348 S106 349 S105	341	S113
344 \$110 345 \$109 346 \$108 347 \$107 348 \$106 349 \$105	342	S112
345 \$109 346 \$108 347 \$107 348 \$106 349 \$105	343	S111
345 \$109 346 \$108 347 \$107 348 \$106 349 \$105	344	
346 S108 347 S107 348 S106 349 S105	345	
347 \$107 348 \$106 349 \$105	346	
348 S106 349 S105		
349 S105		
330 3104	350	S104

351	S103
352	S102
353	S101
354	S100
355	S99
356	S98
357	S97
358	S96
359	S95
360	S94
361	S93
362	S92
363	S91
364	S90
365	S89
366	S88
367	S87
368	S86
369	S85
370	S84
371	S83
372	S82
373	S81
374	S80
375	S79
376	S78
377	S77
378	S76
379	S75
380	S74
381	S73
382	S72
383	S71
384	S70
385	S69
386	S68
387	S67
388	S66
389	S65
390	S64
391	S63
392	S62
393	S61
394	S60
395	S59
396	S58
397	S57
398	S56
399	S55
400	S54
L	



401	S53
402	S52
403	S51
404	S50
405	S49
406	S48
407	S47
408	S46
409	S45
410	S44
411	S43
412	S42
413	S41
414	S40
415	S39
416	S38
417	S37
417	\$37 \$36
419	S35
	S34
421	S33
422	S32
423	S31
424	S30
425	S29
426	S28
427	S27
428	S26
429	S25
430	S24
431	S23
432	S22
433	S21
434	S20
435	S19
436	S18
437	S17
438	S16
439	S15
440	S14
441	S13
442	S12
443	S11
444	S10
445	S9
446	S8
447	S7
448	S6
449	S5
450	S4
	- *

451	S3
452	S2
453	S1
454	SDMY
455	SW_R[10]
456	SW_R[9]
457	SW_R[8]
458	SW_R[7]
459	SW_R[6]
460	SW_R[5]
461	SW_R[4]
462	SW_R[3]
463	SW_R[2]
464	SW_R[1]
465	VSR_R[1]
466	VSR_R[2]
467	VSR_R[3]
468	VSR_R[4]
469	VSR_R[5]
470	VSR_R[6]
471	VSR_R[7]
472	VSR_R[8]
473	VSR_R[9]
474	VSR_R[10]
475	VREFN5
476	VREFP5
477	VGHR
478	VGLR