

# Very Low Power/Voltage CMOS SRAM 32K X 8 bit

**BS62LV256** 

#### **■ FEATURES**

• Wide Vcc operation voltage : 2.4V ~ 5.5V

· Very low power consumption :

Vcc = 3.0V C-grade : 20mA (Max.) operating current

I- grade: 25mA (Max.) operating current 0.01uA (Typ.) CMOS standby current

Vcc = 5.0V C-grade: 35mA (Max.) operating current I- grade: 40mA (Max.) operating current

0.4uA (Typ.) CMOS standby current

High speed access time :

-70 70ns (Max.) at Vcc=3.0V

Automatic power down when chip is deselected

- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options

#### **■ PRODUCT FAMILY**

DE	SC	D	D	N
UE		м		 ıv

The BS62LV256 is a high performance, very low power CMOS Static Random Access Memory organized as 32,768 words by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.01uA and maximum access time of 70ns in 3V operation.


Easy memory expansion is provided by active LOW chip enable  $\overline{(CE)}$ , active LOW output enable  $\overline{(OE)}$  and three-state output drivers.


The BS62LV256 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV256 is available in the DICE form, JEDEC standard 28pin 330mil Plastic SOP, 300mil Plastic SOJ, 600mil Plastic DIP and 8mm x 13.4mm TSOP (normal type).


				SPEE		POWER DISSIPATION				
PRODUCT FAMILY	OPERATING TEMPERATURE		(ns)	STANDBY (ICCSB1, Max)		Operating (Icc, Max)		PKG TYPE		
. ,	12 2.01.01.2		Vcc= 3.0V	Vcc= 5.0V	Vcc= 3.0V	Vcc= 5.0V	Vcc= 3.0V			
BS62LV256SC								SOP-28		
BS62LV256TC								TSOP-28		
BS62LV256PC	0°C to +70°C	2.4V ~ 5.5V	70	1uA	0.2uA	35mA	20mA	PDIP-28		
BS62LV256JC								SOJ-28		
BS62LV256DC								DICE		
BS62LV256SI								SOP-28		
BS62LV256TI								TSOP-28		
BS62LV256PI	-40 ° C to +85 ° C	2.4V ~ 5.5V	70	2uA	0.4uA	40mA	25mA	PDIP-28		
BS62LV256JI								SOJ-28		
BS62LV256DI	1		ĺ		ĺ	ĺ		DICE		

#### **■ PIN CONFIGURATIONS**





#### **■ BLOCK DIAGRAM**



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.



#### **■ PIN DESCRIPTIONS**

Name	Function
A0-A14 Address Input	These 15 address inputs select one of the 32768 x 8-bit words in the RAM
CE Chip Enable Input	$\overline{\text{CE}}$ is active LOW. Chip enables must be active when data read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
DQ0 – DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

## **■ TRUTH TABLE**

MODE	WE	CE	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	Н	L	Н	High Z	I <sub>cc</sub>
Read	Н	L	L	Douт	I <sub>cc</sub>
Write	L	L	Х	DIN	I <sub>cc</sub>

#### ■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Tstg	Storage Temperature -60 to +150		°C
Рт	PT Power Dissipation 1.0		W
lout	DC Output Current 20		mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc		
Commercial	0 ° C to +70 ° C	2.4V ~ 5.5V		
Industrial	-40 ° C to +85 ° C	2.4V ~ 5.5V		

## **■** CAPACITANCE <sup>(1)</sup> (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

<sup>1.</sup> This parameter is guaranteed and not 100% tested.



## ■ DC ELECTRICAL CHARACTERISTICS (TA =0°C to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	<b>TYP.</b> (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage <sup>(2)</sup>		Vcc=3.0V Vcc=5.0V	-0.5		0.8	V
ViH	Guaranteed Input High Voltage <sup>(2)</sup>		Vcc=3.0V Vcc=5.0V	2.0	1	Vcc+0.2	V
lı∟	Input Leakage Current	Vcc = Max, V <sub>IN</sub> = 0V to Vcc				1	uA
llo	Output Leakage Current	$Vcc = Max, \overline{CE} = V_{IH}, \text{ or } \overline{OE} = V_{IH}, V_{I/O} = 0V \text{ to } Vcc$		-		1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA	Vcc=3.0V Vcc=5.0V	-		0.4	V
Vон	Output High Voltage	Vcc = Min, I <sub>OH</sub> = -1mA	Vcc=3.0V Vcc=5.0V	2.4			V
Icc	Operating Power Supply	<u>CE</u> = V <sub>IL</sub> , I <sub>DQ</sub> = 0mA, F = Fmax <sup>(3)</sup>	Vcc=3.0V			20	mA
ICC	Current	CE - VII, IIQ - UIIIA, F - FIIIdx	Vcc=5.0V			35	IIIA
locen	Standby Current TTI	CE = V <sub>IH</sub> , I <sub>DQ</sub> = 0mA	Vcc=3.0V			1	mA
Iccsb	Standby Current-TTL	CE - VIH, IDQ - UITIA	Vcc=5.0V			2	IIIA
IccsB1	Standby Current-CMOS	$\overline{\text{CE}} \ge \text{Vcc-0.2V},$	Vcc=3.0V		0.01	0.2	uA
ICCSB1	Stariuby Guiterit-CiviOS	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2V \text{ or } V_{\text{IN}} \le 0.2V$	Vcc=5.0V		0.4	1.0	uA


<sup>1.</sup> Typical characteristics are at TA = 25°C.

## ■ DATA RETENTION CHARACTERISTICS (TA = 0°C to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	<b>TYP.</b> (1)	MAX.	UNITS
$V_{DR}$	Vcc for Data Retention	$\label{eq:center} \begin{array}{ c c } \hline \overline{CE} \; \geq \; Vcc \text{ - } 0.2V \\ V_{\text{IN}} \; \geq \; Vcc \text{ - } 0.2V \text{ or } V_{\text{IN}} \; \leq \; 0.2V \\ \end{array}$	1.5		ı	٧
I <sub>CCDR</sub>	Data Retention Current	$\begin{tabular}{ c c c c c }\hline \hline \hline \hline CE & \ge & Vcc - 0.2V \\ \hline $V_{IN}$ & \ge & Vcc - 0.2V \ or \ $V_{IN}$ & \le & 0.2V \\ \hline \end{tabular}$		0.01	0.20	uA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0		-	ns
t <sub>R</sub>	Operation Recovery Time	Coo i totoriuori vvavororiii	T <sub>RC</sub> (2)		1	ns

<sup>1.</sup> Vcc = 1.5V,  $T_A = + 25^{\circ}C$ 

## ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (CE Controlled)



R0201-BS62LV256 Revision 2.3 3

<sup>2.</sup> These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

<sup>3.</sup> Fmax =  $1/t_{RC}$ .


<sup>2.</sup>  $t_{RC}$  = Read Cycle Time




## ■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	1V/ns
Input and Output	
Timing Reference Level	0.5Vcc

#### ■ AC TEST LOADS AND WAVEFORMS



#### **■ KEY TO SWITCHING WAVEFORMS**




## ■ AC ELECTRICAL CHARACTERISTICS (TA =0°C to + 70°C and Vcc=3.0V) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		CYCLE TIME : 70ns MIN. TYP. MAX.		
t <sub>avax</sub>	t <sub>rc</sub>	Read Cycle Time	70			ns
t <sub>avqv</sub>	t <sub>AA</sub>	Address Access Time			70	ns
t <sub>elQV</sub>	t <sub>acs</sub>	Chip Select Access Time			70	ns
t <sub>GLQV</sub>	t <sub>oe</sub>	Output Enable to Output Valid			50	ns
t <sub>ELQX</sub>	t <sub>cLZ</sub>	Chip Select to Output Low Z	10			ns
t <sub>GLQX</sub>	t <sub>oLZ</sub>	Output Enable to Output in Low Z	10			ns
t <sub>ehQZ</sub>	t <sub>cHZ</sub>	Chip Deselect to Output in High Z			35	ns
t <sub>GHQZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z			30	ns
t <sub>axox</sub>	t <sub>oн</sub>	Data Hold from Address Change	10			ns




## ■ SWITCHING WAVEFORMS (READ CYCLE)


## READ CYCLE1 (1,2,4)



## READ CYCLE2 (1,3,4)



## READ CYCLE3 (1,4)



## NOTES:

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when  $\overline{CE} = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4. <del>OE</del> = V<sub>IL</sub> .
- 5. Transition is measured  $\pm$  500mV from steady state with  $C_L$  = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




## ■ AC ELECTRICAL CHARACTERISTICS (TA =0°C to + 70°C and Vcc=3.0V)

## WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		E TIME : TYP.	70ns MAX.	UNIT
t <sub>avax</sub>	t <sub>wc</sub>	Write Cycle Time	70			ns
t <sub>E1LWH</sub>	t <sub>cw</sub>	Chip Select to End of Write	70			ns
t <sub>avwl</sub>	t <sub>as</sub>	Address Set up Time	0			ns
t <sub>avwh</sub>	t <sub>aw</sub>	Address Valid to End of Write	70			ns
t <sub>wLWH</sub>	t <sub>wp</sub>	Write Pulse Width	50			ns
<b>t</b> <sub>whax</sub>	t <sub>wr</sub>	Write Recovery Time (CE, WE)	0			ns
t <sub>wLoz</sub>	<b>t</b> <sub>wHZ</sub>	Write to Output in High Z			30	ns
t <sub>DVWH</sub>	t <sub>ow</sub>	Data to Write Time Overlap	40			ns
<b>t</b> <sub>whox</sub>	t <sub>DH</sub>	Data Hold from Write Time	0			ns
t <sub>GHOZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z			30	ns
<b>t</b> <sub>whqx</sub>	t <sub>ow</sub>	End of Write to Output Active	5			ns

## ■ SWITCHING WAVEFORMS (WRITE CYCLE)

## WRITE CYCLE1 (1)






## WRITE CYCLE2 (1,6) t wc **ADDRESS** (11) t cw (5) CE t AW t wp (2) WE (4,10) t ow WHZ $\mathbf{D}_{\mathrm{OUT}}$ $\vdash$ t DW $\rightarrow$ - **t** <sub>DH</sub> $D_{IN}$

#### NOTES:

- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of \(\overlap{\text{CE}}\) and \(\overlap{\text{WE}}\) low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the  $\overline{\text{CE}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transitions or after the  $\overline{\text{WE}}$  transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured  $\pm$  500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of  $\overline{\text{CE}}$  going low to the end of write.




## **■ ORDERING INFORMATION**



#### Note

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

#### **■ PACKAGE DIMENSIONS**




UNIT	INCH	ММ		
A	0.106±0.006	2.692±0.152		
A1	0.009±0.005	0.226±0.124		
A2	0.098±0.005	2.489±0.127		
b	0.014 ~ 0.020	0.35 ~ 0.50		
b1	0.014 ~ 0.018	0.35 ~ 0.45		
c	0.008 ~ 0.012	0.20 ~ 0.32		
c1	0.008 ~ 0.011	0.20 ~ 0.28		
D	0.713±0.005	18.110±0.127		
Е	0.331±0.005	8.407±0.127		
E1	0.465±0.012	11.811±0.305		
е	0.050±0.006	1.270±0.152		
L	0.0380±0.0104	0.964±0.264		
L1	0.0677±0.0079	1.72±0.2		
у	0.004 Max.	0.1 Max.		
θ	0° ~ 10°	0° ~ 10°		

SOP - 28




## ■ PACKAGE DIMENSIONS (continued)




UNIT	INCH	MM		
Α	0.0433±0.004	1.10±0.10		
A1	0.0045±0.0026	0.115±0.065		
A2	0.039±0.002	1.00±0.05		
b	0.009±0.002	0.22±0.05		
b1	0.008±0.001	0.20±0.03		
С	0.004 ~ 0.008	0.10 ~ 0.21		
c1	0.004 ~ 0.006	0.10 ~ 0.16		
D	0.465±0.004	11.80±0.10		
E	0.315±0.004	8.00±0.10		
е	0.022±0.004	0.55±0.10		
HD	0.528±0.008	13.40±0.20		
L	0.0197 +0.008	0.50 +0.20		
L1	0.0315±0.004	0.80±0.10		
у	0.004 Max.	0.1 Max.		
θ	0°~ 8°	0°~ 8°		

**TSOP - 28** 




SYMBOL	INCH(BASE)	MM(REF)	
A1	0.010(MIN)	0.254(MIN)	
A2	0.150±0.005	3.810±0.127	
В	0.018±0.005	0.457±0.127	
B1	0.060±0.010	1.524±0.254	
С	0.010±0.004	0.254±0.102	
D	1.460±0.005	37.084±0.127	
Е	0.600±0.010	15.240±0.254	
E1	0.544±0.004	13.818±0.102	
е	0.100(TYP)	2.540(TYP)	
eВ	0.640±0.020	16.256±0.508	
L	0.130±0.010	3.302±0.254	
S	0.080±0.010	2.032±0.254	
Q1	0.070±0.005	1.778±0.127	
θ	6°±3°	6°±3°	




**PDIP - 28** 



## ■ PACKAGE DIMENSIONS (continued)





SOJ - 28

Symbol	Dimension in inch		Dimension in mm			
	Min	Nom	Max	Min	Nom	Max
Α	_		0.140	_	_	3.56
Αı	0.027	_	_	0.69	_	_
A <sub>2</sub>	0.095	0.100	0.105	2.41	2.54	2.67
Ьı	0.026	0.028	0.032	0.66	0.71	0.81
b	0.016	0.018	0.022	0.41	0.46	0.56
C	0.008	0.010	0.014	0.20	0.25	0.36
D	_	0.710	0.730	_	18.03	18.54
E	0.295	0.300	0.305	7.49	7.62	7.75
e	0.044	0.050	0.056	1.12	1.27	1.42
e1	0.245	0.265	0.285	6.22	6.73	7.24
HE	0.327	0.337	0.347	8.31	8.56	8.81
L	0.077	0.087	0.097	1.96	2.21	2.46
S	_	_	0.045	_	_	1.14
У	_	_	0.004	_	_	0.10
A	0°	_	10°	o°	_	10°

- Note:

  1. Dimension D Max & s include mold flash or tie bar burrs.

  2. Dimension b does not include dambar protrusion/intrusion

  3. Dimension D & E include mold mismatch and are determined at the mold parting line.

  4. Controlling dimension: Inch

  5. General appearance spec. should be based on final visual inspection spec.