Appendix A: Details of Instructions


■ Instruction List


① Loa	ad LD	PUSH	POP	LDA	LDAR			
	change EX	MIRR						
③ Loa	ad Increme	nt/Decreme	ent & Compa	re Increment	t/Decreme	nt		
	LDI	LDIR	LDD	LDDR	CPI	CPIR	CPD	CPDR
4 Ari	thmetic op	erations						
	ADD	ADC	SUB	SBC	СР	INC	DEC	NEG
	EXTZ	EXTS	DAA	PAA	MUL	MULS	DIV	DIVS
	MULA	MINC	MDEC					
⑤ Log	gical opera	tions						
	AND	OR	XOR	CPL				
6 Bit	operations	;						
	LDCF	STCF	ANDCF	ORCF	XORCF	RCF	SCF	CCF
	ZCF	BIT	RES	SET	CHG	TSET	BS1	
⑦ Spe	ecial operat	tions and C	PU control					
	NOP	EI	DI	PUSH₋SR	POP_SR	SWI	HALT	LDC
	LDX	LINK	UNLK	LDF	INCF	DECF	SCC	
8 Rotate and shift								
	RLC	RRC	RL	RR	SLA	SRA	SLL	SRL
	RLD	RRD						
9 Jur	np, call, an	d return						
	JP	JR	JRL	CALL	CALR	DJNZ	RET	RETD
	RETI							

Explanations of symbols used in this document

```
Destination: destination of data transfer or operation result load.
       dst
       src
               Source: source of data transfer or operation data read.
       num
               Number: numerical value.
condition
               Condition: based on flag status.
        R
               Eight general-purpose registers including 8/16/32-bit current bank registers.
                  8-bit registers : W, A, B, C, D, E, H, L
                                                                            (only eight registers)
                  16-bit registers: WA, BC, DE, HL, IX, IY, IZ, SP
                                                                            (only eight registers)
                  32-bit registers: XWA, XBC, XDE, XHL, XIX, XIY, XIZ, XSP (only eight registers)
               8/16/32-bit general-purpose registers
        r
                                                        (Please refer to "Register map"
       r16
               16-bit general-purpose registers
                                                        on page CPU900H-45, 46.)
               32-bit general-purpose registers
       r32
               All 8/16/32-bit CPU control registers
       сr
               DMASO to 3, DMADO to 3, DMACO to 3, DMAMO to 3,
               INTNEST
               A register (8 bits)
        Α
               Flag registers (8 bits)
        F
        F'
               Inverse flag registers (8 bits)
       SR
               Status registers (16 bits)
       PC
               Program counter (in minimum mode, 16 bits; in maximum mode, 32 bits)
     (mem)
               8/16/32-bit memory data
               Effective address value
      mem
      <W>
               When the operand size is a word, W must be specified.
      [ ]
               Operands enclosed in square brackets can be omitted.
               8/16/32-bit immediate data.
        #
       #3
               3-bit immediate data: 0 to 7 or 1 to 8 ... for abbreviated codes.
       #4
               4-bit immediate data : 0 to 15 or 1 to 16
               8-bit displacement : -80H to +7FH
       d8
               16-bit displacement : - 8000H to + 7FFFH
      d16
               Condition code
       CC
       CY
               Carry flag
        Z
               Zero flag
      (#8)
               Direct addressing: (00H) to (0FFH) ... 256-byte area
               64K-byte area addressing: (0000H) to (0FFFFH)
    (#16)
   (-r32)
               Pre-decrement addressing
               Post-increment addressing
   (r32+)
               Start address of instruction
        $
```

Explanations of symbols in object codes






СС

Condition codes

Code	Symbol	Description	Conditional expression
0000	F	always False	-
1000	(none)	always True	
0110	_	Zero	Z=1
1110		Not Zero	Z=0
0111		Carry	C=1
1111		Not Carry	C=0
1101	PL or P		S=0
0101	MI or M		S=1
1110		Not Equal	Z=0
0110		EQual	Z=1
0100		OVerflow	P/V=1
1100		No OVerflow	P/V=0
0100		Parity is Even	P/V=1
1100		Parity is Odd	P/V=0
1001		Greater than or Equal (signed)	(S xor P/V) =0
0001		Less Than (signed)	(S xor P/V) =1
1010		Greater Than (signed)	[Z or (S xor P/V)]=0
0010		Less than or Equal (signed)	[Z or (S xor P/V)]=1
1111		Unsigned Greater than or Equal	C=0
0111		Unsigned Less Than	C=1
1011		Unsigned Greater Than	(C or Z) =0
0011		Unsigned Less than or Equal	(C or Z) =1



() : Word register name (16 bits) <>: Long word register name (32 bits)

	+ 3	+ 2	+ 1	+ 0	
00H	į	<dma< td=""><td>S0></td><td>į</td><td>7</td></dma<>	S0>	į	7
04H		<dma< td=""><td>S1></td><td>i</td><td>DMA >source</td></dma<>	S1>	i	DMA >source
08H		<dma< td=""><td>S2></td><td>i I</td><td>register</td></dma<>	S2>	i I	register
0CH	1	<dma< td=""><td>S3></td><td>] </td><td></td></dma<>	S3>] 	
10H		<dma< td=""><td></td><td>1</td><td>DMA</td></dma<>		1	DMA
14H		<dma< td=""><td>D1></td><td></td><td>destination</td></dma<>	D1>		destination
18H	į	<dma< td=""><td>D2></td><td>i</td><td>register</td></dma<>	D2>	i	register
1CH	į	<dma< td=""><td></td><td>1</td><td></td></dma<>		1	
20H		DMAM0	(DMA		———) DMA
24H		DMAM1	(DMA		→ mode/counter
28H		DMAM2	(DMA	C2)	register
2CH	į	DMAM3	(DMA	:C3)	
		,			
3CH			(INT	NEST)	
				<u>L</u> ,	►Interrupt Nestina Counter

() : Word register name (16 bits) <> : Long word register name (32 bits)

ADC dst, src

< Add with Carry >

Operation : $dst \leftarrow dst + src + CY$

Description : Adds the contents of dst, src, and carry flag, and transfers the result to dst.

Details :

D 4	Size	T 1	Mnemonic		Code
Byte	Word	Long word			
0	0	\circ	ADC	R, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
0	0	0	ADC	r,#	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
					#<31:24>
					# < 51,24>
\circ	\circ	\bigcirc	ADC	R, (mem)	1 m z z m m m m m
0	0	\circ	ADC	(mem), R	1 m z z m m m m m 1 0 0 1 1 R
0	0	×	ADC <w></w>	(mem), #	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
					# \10.0>

Flags:

S	${f Z}$	\mathbf{H}	V	N	C
*	*	*	*	0	*

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation; otherwise, 0. If the operand is 32-bit, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation; otherwise, 0.

N = Cleared to zero.

C = 1 is set if a carry occurs from the MSB, otherwise 0.

Execution example: ADC HL,IX

When the HL register = 2000H, the IX register = 3456H, and the carry flag = 1, execution sets the HL register to 5457H.



ADD dst, src

< Add >

Operation : $dst \leftarrow dst + src$

Description : Adds the contents of dst to those of src and transfers the result to dst.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
\bigcirc	\bigcirc	\bigcirc	ADD	R, r	1 1 z z 1 r
\bigcirc	\bigcirc	\bigcirc	ADD	r, #	1 1 z z 1 r
					$1 \ \ 1 \ \ 0 \ \ 0 \ \ 1 \ \ 0 \ \ 0 \ \ 0$
					#<7:0>
					#<15:8>
					#<23:16>
					#<31:24>
\bigcirc	\bigcirc	\bigcirc	ADD	R, (mem)	1 m z z m m m m
			HDD	10, (1110111)	1 1 0 1 0 1 0 1 0 R
		_			
\circ	\circ	\bigcirc	ADD	(mem), R	1 m z z m m m m
					1 0 0 0 1 R
\bigcirc	\bigcirc	×	ADD < W >	(mem), #	1 m 0 z m m m m
C	C			(,,	$0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0$
					#<7:0>
					#<15:8>
					# < 10.6 /

Flags: S Z H V

* * * *	0 *

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0. If the operand is 32-bit, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = Cleared to zero.

C = 1 is set if a carry occurs from the MSB, otherwise 0.

Execution example: ADD HL,IX

When the HL register = 2000H and the IX register = 3456H, execution sets the HL register to 5456H.



AND dst, src

< And >

Operation : $dst \leftarrow dst AND src$

Description : Ands the contents of dst and src, then transfers the result to dst.

(Truth table)

Α	В	A and B
0	0	0
0	1	0
1	0	0
1	1	1

Details :

	.	Size		Mnemonic		Code
-	Byte	Word	Long word			
	0	0	\circ	AND	R, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
	0	0	0	AND	r, #	1 1 z z 1 r 1 1 0 0 1 1 0 0 #<7:0>
						#<15:8>
						#<23:16>
						#<31:24>
	\bigcirc	\circ	\circ	AND	R, (mem)	1 m z z m m m m m
	\bigcirc	\circ	\circ	AND	(mem), R	1 m z z m m m m m
	\circ	\bigcirc	×	AND <w></w>	(mem), #	1 m 0 z m m m m
						0 0 1 1 1 1 0 0
						#<7:0>
						#<15:8>

Flags : S Z H V N C

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set.

V = 1 is set if a parity of the result is even, 0 if odd. If the operand is 32 bits, an undefined value is set.

N = Cleared to zero.

C = Cleared to zero.

Execution example: AND HL,IX

When the HL register = 7350H and the IX register = 3456H,

execution sets the HL register to 3050H.

0011 0000 0101 0000 \leftarrow HL register (after execution)

ANDCF num, src

< And Carry Flag >

Operation : $CY \leftarrow CY$ and src < num >

Description : Ands the contents of the carry flag and bit num of src, and transfers the

result to the carry flag.


Details

:

	Size		Mnemonic		Code
Byte	Word	Long word			
\bigcirc	\bigcirc	×	ANDCF	#4, r	
					$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
\bigcirc	\circ	×	ANDCF	A, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
\circ	×	×	ANDCF	#3, (mem)	1 m 1 1 m m m m m m m m m m m m m m m m
\bigcirc	×	×	ANDCF	A, (mem)	1 m 1 1 m m m m 0 0 1 0 1 0 0

Notes: When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the result is undefined.


Flags



C = The value obtained by anding the contents of the carry flag and the bit num of src is set.

Execution example: ANDCF 6,(100H)

When the contents of memory address 100 = 01000000B (binary) and the carry flag = 1, execution sets the carry flag to 1.



BIT num, src

< Bit test >

Operation : $Z flag \leftarrow inverted value of src < num >$

Description: Transfers the inverted value of the bit num of src to the Z flag.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
\circ	\bigcirc	×	BIT	#4, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
\circ	×	×	BIT	#3,(mem)	1 m 1 1 m m m m m m m m m m m m m m m m

Flags : S Z H V N C \times * 1 \times 0 -

S = An undefined value is set.

Z = The inverted value of src < num > is set.

H = 1 is set.


V = An undefined value is set.

N = Reset to 0.C = No change

Execution example: BIT 5,(100H)

When the contents of memory address 100 = 00100000B (binary),

execution sets the Z flag to 0.



BS1B dst, src

< Bit Search 1 Backward >

Operation : dst ← src backward searched value

Description : Searches the src bit pattern backward (from MSB to LSB) for the first bit set

to 1 and transfers the bit number to dst.

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	BS1B	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Note: dst in the operand must be the A register; src must be the register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

Flags:

S = No change

Z = No change

H = No change

V = 1 is set if the contents of src are all 0s (no bit is set to 1), otherwise 0.

N = No change

C = No change

Execution example: BS1B A,IX

When the IX register = 1200H, execution sets the A register to 0CH.

BS1F dst, src

< Bit Search 1 Forward >

Operation : $dst \leftarrow src$ forward searched result

Description : Searches the src bit pattern forward (from LSB to MSB) for the first bit set to

1 and transfers the bit number to dst.

Details

	\mathbf{Size}		Mnemonic		Code
Byte	Word	Long word			
×	0	×	BS1F	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Note: dst in the operand must be the A register; src must be a register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

Flags

S = No change

Z = No change

H = No change


V = 1 is set if the contents of src are all 0s (no bit is set to 1), otherwise 0.

 $N = No\,change$

C = No change

Execution example: BS1F A,IX

When the IX register = 1200H, execution sets the A register to 09H.



CALL condition, dst

< Call subroutine >

Operation : If cc is true, then $XSP \leftarrow XSP - 4$, $(XSP) \leftarrow 32$ -bit PC, $PC \leftarrow dst$.

Description: If the operand condition is true, saves the contents of the program counter to

the stack area and jumps to the program address specified by dst.

Details :

Details .	Mnemonio	2	Code
	CALL	#16	0 0 0 1 1 1 1 0 0 #<7:0> #<15:8>
	CALL	#24	0 0 0 1 1 1 1 0 1 #<7:0>
			#<15:8> #<23:16>
	CALL	[cc,] mem	1 m 1 1 m m m m m 1 1 1 0 c c

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: CALL 9000H

When the stack pointer XSP is 100H, executing this instruction at memory address 8000H writes the return address 8003H (long word data) to memory address 0FCH, sets the stack pointer XSP to 0FCH, and jumps to address 9000H.

CALR dst

< Call Relative >

Operation : $XSP \leftarrow XSP-4,(XSP) \leftarrow 32$ -bit $PC,PC \leftarrow dst.$

Description: Saves the contents of the program counter to the stack area and makes a

relative jump to the program address specified by dst.

Details :

Mnemonic Code

CALR \$+3+d16

0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 d<7:0> d<15:8>

Flags : S Z H V N C

S = No change

Z = No change

H = No change

 $V = No\,change$

N = No change

C = No change

CCF

< Complement Carry Flag >

Operation : $CY \leftarrow inverted value of CY$

Description : Inverts the contents of the carry flag.

Details :

Mnemonic Code

CCF 0 0 0 1 0 1 0 1 0

S = No change

Z = No change

H = An undefined value is set.

V = No changeN = Reset to 0.

C = Inverted value of itself is set.

Execution example: When the carry flag =0, executing CCF sets the carry flag to 1; executing CCF again sets the carry flag to 0.

O Carry flag (before execution)
Inverted
Carry flag (before execution)
Inverted

1 Carry flag (after execution)

O Carry flag (after execution)

CHG num, dst

< Change >

Operation : $dst < num > \leftarrow Inverted value of dst < num >$

Description: Inverts the value of bit num of dst.

Details

:

	Size		Mnemonic		Code
Byte	Word	Long word			
\bigcirc	\bigcirc	×	CHG	#4, r	1 1 0 z 1 r
					$\begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \end{bmatrix}$
					0 0 0 0 0 #44
\bigcirc	×	×	CHG	#3, (mem)	1 m 1 1 m m m m
					1 1 0 0 0 #3

Flags : S Z H V N C

S = No changeZ = No change

H = No change

V = No change

N = No change

C = No change

Execution example: CHG 5,(100H)

When the contents of memory address 100=00100111B (binary), execution sets the contents to 00000111B (binary).



CP src1, src2

< Compare >

Operation : src1-src2

Description : Compares the contents of src1 with those of src2 and indicates the results in

flag register F.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	CP	R, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	0	×	CP	r, #3	1 1 0 z 1 r 1 1 0 1 1 #3
0	0	0	CP	r, #	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
0	0	0	CP	R, (mem)	1 m z z m m m m m 1 1 1 1 1 0 R
0	0	0	CP	(mem), R	1 m z z m m m m m 1 1 1 1 1 1 1 R
0	0	×	CP <w></w>	(mem), #	1 m 0 z m m m m 0 0 1 1 1 1 1 1 1 #<7:0> #<15:8>

Note: #3 in operands indicates from 0 to 7.

Flags : S Z

:	S	${f Z}$	Η	V	N	C
	*	*	*	*	1	*

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0. If the operand is 32 bits, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = 1 is set.

C = 1 is set if a borrow occurs from the MSB bit as a result of the operation, otherwise 0.

Execution example: CP HL,IX

When the HL register = 1234H and the IX register = 1234H, execution sets the Z and N flags to 1 and clears the S, H, V, and C flags to zero.



CPD src1, src2

< Compare Decrement >

Operation : src1-src2, $BC \leftarrow BC-1$

Description: Compares the contents of src1 with those of src2, then decrements the

contents of the BC register by 1. src1 must be the A or WA register. src2

must be in post-decrement register indirect addressing mode.

Details :

D-4-	Size	T	Mnemonic		Code
Byte	Word	Long word			
\bigcirc	\bigcirc	×	CPD	[A/WA,(R-)]	1 0 0 z 0 R
					$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \end{bmatrix}$

Note: Omitting operands in square brackets [] specifies A,(XHL-).

Flags : S Z H V N C

S = MSB value of the result of src1-src2 is set.

Z = 1 is set if the result of src1-src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1-src2, otherwise

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: $CPD A_{\bullet}(XIX -)$

When the XIX register = 00123456H and the BC register = 0200H, execution compares the contents of the A register with those of memory address 123456H, then sets the XIX register to 00123455H, the BC

register to 01FFH.

CPDR src1, src2

< Compare Decrement Repeat >

Operation : src1-src2, $BC \leftarrow BC-1$, Repeat until src1=src2 or BC=0

Description: Compares the contents of src1 with those of src2. Then decrements the

contents of the BC register by 1. Repeats until src1 = src2 or BC = 0. src1 must be the A or WA register. src2 must be in post-decrement register

indirect addressing mode.

Details

		Size		Mnemonic		Code
_	Byte	Word	Long word			
	\circ	0	×	CPDR	[A/WA,(R-)]	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Note: Omitting operands in square brackets [] specifies A,(XHL-).

Flags : S

S = MSB value of the result of src1 - src2 is set.

Z = 1 is set if the result of src1 - src2 is 0, otherwise 0.

H=1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1 - src2, otherwise 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.C = No change

Execution example: CPDR A,(XIX -)

Under the following conditions, execution reads the contents of memory addresses 123456H, 123455H, and 123454H. The instruction ends with condition BC=0 and sets the XIX register to 00123453H and the BC register to 0000H.

Conditions: A register = 55H

XIX register = 00123456H

BC register = 0003H

Memory address 123456H = 11HMemory address 123455H = 22HMemory address 123454H = 33H

CPI src1. src2

< Compare Increment >

Operation : src1-src2, $BC \leftarrow BC-1$

Description: Compares the contents of src1 with those of src2, then decrements the

contents of the BC register by 1. src1 must be the A or WA register. src2

must be in post-increment register indirect addressing mode.

Details :

		Size		Mnemonic		Code
_	Byte	Word	Long word			
	\bigcirc	\circ	×	CPI	[A/WA, (R+)]	1 0 0 z 0 R 0 0 0 1 0 1 0 0

Note: Omitting operands enclosed in square brackets [] specifies A,(XHL+).

Flags

S = MSB value of the result of src1-src2 is set.

Z = 1 is set if the result of src1-src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1-src2, otherwise

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: CPI A, (XIX +)

When the XIX register = 00123456H and the BC register = 0200H, execution compares the contents of the A register with those of memory address 123456H, and sets the XIX register to 00123457H and the BC

register to 01FFH.

CPIR src1, src2

< Compare Increment Repeat >

Operation : src1-src2, $BC \leftarrow BC-1$, repeat until src1=src2 or BC=0

Description: Compares the contents of src1 with those of src2. Then decrements the

contents of the BC register by 1. Repeats until src1 = src2 or BC = 0. src1 must be the A or WA register. src2 must be in post-increment register

indirect addressing mode.

Details

	\mathbf{Size}		Mnemonic		Code
Byte	Word	Long word			
\circ	\circ	×	CPIR	[A/WA,(R+)]	1 0 0 z 0 R 0 0 0 1 0 1

Note: Omitting operands in square brackets [] specifies A,(XHL+).

Flags : S Z H V N C

S = MSB value of the result of src1-src2 is set.

Z = 1 is set if the result of src1-src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1-src2, otherwise 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: CPIR A,(XIX+)

Under the following conditions, execution reads memory addresses 123456H, 123457H, and 123458H. The instruction ends with condition src1 = src2, sets the XIX register to 00123459H and the BC register to 01EDH.

01FDH.

Conditions: A register = 33H

 $XIX\:register=00123456H$

BC register = 0200H

Memory address 123456H = 11HMemory address 123457H = 22HMemory address 123458H = 33H

CPL dst

< Complement >

Operation : $dst \leftarrow Ones complement of dst$

Description : Transfers the value of ones complement (inverted bit of 0/1) of dst to dst.

Details

	Size		Mnemonic			Code
Byte	Word	Long word				
0	0	×	CPL	r	[1 1 0 z 1 r 0 0 0 0 0 0 1 1 1 0

Flags : S Η 1

:

S = No change

Z = No change

H = 1 is set.

V = No change


N = 1 is set.

C = No change

Execution example: CPL WA

When the WA register = 1234H, execution sets the WA register to

EDCBH.



DAA dst

< Decimal Adjust Accumulator >

Operation : $dst \leftarrow decimal \ adjustment \ of \ dst$

Description: Decimal adjusts the contents of dst depending on the states of the C, H, and N

flags. Used to adjust the execution result of the add or subtract instruction as

binary-coded decimal (BCD).

Details :

Byte	Size Word	Long word	Mnemonic		Code
0	×	×	DAA	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Opera - tion	N flag before DAA instruction execution	C flag before DAA instruction execution	Upper 4 bits of dst	H flag before DAA instruction execution	Lower 4 bits of dst	Added value	C flag after DAA instruction execution
	0	0	0 to 9	0	0 to 9	00	0
	0	0	0 to 8	0	A to F	06	0
ADD	0	0	0 to 9	1	0 to 3	06	0
	0	0	A to F	0	0 to 9	60	1
ADC	0	0	9 to F	0	A to F	66	1
	0	0	A to F	1	0 to 3	66	1
	0	1	0 to 2	0	0 to 9	60	1
	0	1	0 to 2	0	A to F	66	1
	0	1	0 to 3	1	0 to 3	66	1
SUB	1	0	0 to 9	0	0 to 9	00	0
SBC	1	0	0 to 8	1	6 to F	FA	0
NEG	1	1	7 to F	0	0 to 9	A0	1
	1	1	6 to F	1	6 to F	9A	1

Note: Decimal adjustment cannot be performed for the INC or DEC instruction. This is because the C flag does not change.

Flags : S Z H V N C

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H=1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0.

V = 1 is set if the parity (number of 1s) of the result is even, otherwise 0.

N = No change

C=1 is set if a carry occurs from the MSB as a result of the operation or a carry was 1 before operation, otherwise 0.

Execution example: ADD A,B

DAA A

When the A register = 59H and the B register = 13 H,

execution sets the A register to 72H.

DEC num, dst

< Decrement >

Operation : $dst \leftarrow dst - num$

Description : Decrements dst by the contents of num and transfers the result to dst.

Details

:

	Size	е	\mathbf{M} nemonic		Code	
_	Byte Wor	rd Long word				
	0 0)	DEC	#3, r	1 1 z z 1 r]
					0 1 1 0 1 #3	i
	O C) ×	DEC < W >	#3, (mem)	1 m 0 z m m m m	1
				,	0 1 1 0 1 #3	-
	0 0)	DEC < W >		0 1 1 0 1 #8 1 m 0 z m m m	3

Note: #3 in operands indicates from 1 to 8; object codes correspond from 1 to 7,0.

Flags : S

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0.

V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = 1 is set.

C = No change

Note: With the DEC #3, r instruction, if the operand is a word or a long word, no flags change.

Execution example: DEC 4, HL

When the HL register = 5678H, execution sets the HL register to

5674H.

DECF

< Decrement Register File Pointer >

Operation : $RFP < 2:0 > \leftarrow RFP < 2:0 > -1$

Description : Decrements the contents of register file pointer RFP <2:0> in the status

register by 1. RFP2 is fixed to 0.

Details :

Mnemonic Code

DECF 0 0 0 0 1 1 1 0 1

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: DECF

When the contents of RFP<2:0> = 2, execution sets the contents of

RFP<2:0> to 1.

\mathbf{DI}

<Disable Interrupt>

Operation : IFF $< 2:0 > \leftarrow 7$

Description : Sets the contents of the interrupt enable flag (IFF) <2:0> in status register

to 7. After execution, only non-maskable interrupts (interrupt level 7) can be

received.

Details

Mnemonic Code

 $0_{1}0_{1}0_{1}0_{1}0_{1}1_{1}1_{1}0$

 $0 \, | \, 0 \, | \, 0 \, | \, 0 \, | \, 0 \, | \, 1 \, | \, 1 \, | \, 1$

DI

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

DIV dst, src

< Divide >

Operation : $dst < lower half > \leftarrow dst \div src, dst < upper half > \leftarrow remainder (unsigned)$

Description : Divides unsigned the contents of dst by those of src and transfers the quotient

to the lower half of dst, the remainder to the upper half of dst.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
\circ	\circ	×	DIV	RR, r	1 1 0 z 1 r R
\bigcirc	0	×	DIV	rr, #	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
					#<7:0> #<15:8>
\circ	0	×	DIV	RR, (mem)	1 m 0 z m m m m m

^{*}For RR, see the following page.

Notes : When the operation is in bytes, dst (lower byte) \leftarrow dst (word) \div src (byte), dst (upper byte) \leftarrow remainder.

When the operation is in words, dst (lower word) \leftarrow dst (long word) \div src (word), dst (upper word) \leftarrow remainder. Match coding of the operand dst with the size of the dividend.

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = 1 is set when divided by 0 or the quotient exceeds the numerals which can be expressed in bits of dst for load; otherwise, 0 is set.

N = No change

C = No change

Execution example: DIV XIX,IY

When the XIX register = 12345678H and the IY register = 89ABH, execution results in a quotient of 21DAH and a remainder of 0FDAH,

and sets the XIX register to 0FDA21DAH.

Note: "RR" of the DIV RR,r and DIV RR,(mem) instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

RR	Code "R"
WA	001
ВС	011
DE	101
HL	111
IX)
IY	Specifica-
IZ	tion not possible!
SP	<u>ا</u> ل :

Operation size in words (16 bits ← 32 bits ÷ 16 bits)

RR	Code "R"
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

"rr" of the DIV rr,# instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

rr	Code "r"
WA	001
ВС	011
DE	101
HL	111
IX	C7H : F0H
IY	C7H : F4H
ΙΖ	C7H : F8H
SP	<u>C7H</u> : <u>FCH</u>
	1st byte 2nd byte

Note: Any other word registers can be specified in the same extension coding as IX to SP.

Operation size in words (16 bits ← 32 bits ÷ 16 bits)

rr	Code "r"
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

Note: Any other long word registers can be specified in the extension coding.

DIVS dst, src

< Divide Signed >

Operation : $dst < lower half > \leftarrow dst \div src, dst < upper half > \leftarrow remainder (signed)$

Description : Divides signed the contents of dst by those of src and transfers the quotient to

the lower half of dst, the remainder to the upper half of dst.

Details

	valis	Size		Mnemonic		Code
_	Byte	Word	Long word			
	\circ	\bigcirc	×	DIVS	RR, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
	\circ	\bigcirc	×	DIVS	rr,#	1 1 0 z 1 r
						$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
						#<7:0>
						#<15:8>
	\circ	\circ	×	DIVS	RR, (mem)	1 m 0 z m m m m m

^{*} For RR, see the following page.

Notes : When the operation is in bytes, dst (lower byte) ← dst (word) ÷ src (byte), dst (upper byte) ← remainder.

When the operation is in words, dst (lower word) \leftarrow dst (long word) \div src (word), dst (upper word) \leftarrow remainder.

Match coding of the operand dst with the size of the <u>dividend</u>. The sign of the remainder is the same as that of the dividend.

Flags

S = No change

Z = No change

H = No change

V = 1 is set when divided by 0, or the quotient exceeds the value which can be expressed in bits of the dst used for loading, otherwise 0.

N = No change

C = No change

Execution example: DIVS XIX,IY

When the XIX register = 12345678 H and the IY register = 89 ABH, execution results in the quotient as 16EEH and the remainder as

D89EH, and sets the XIX register to 16EED89EH.

Note: "RR" of the DIVS RR,r and DIVS RR,(mem) instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

RR	Code "R"
WA	001
ВС	011
DE	101
HL	111
IX)
IY	Specifica-
IZ	possible!
SP)

Operation size in words (16 bits \leftarrow 32 bits \div 16 bits)

RR	Code "R"
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

"rr" of the DIVS rr,# instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

rr	Code "r"
WA	001
ВС	011
DE	101
HL	111
IX	C7H : F0H
IY	C7H : F4H
ΙZ	C7H : F8H
SP	<u>C7H</u> : <u>FCH</u>
	1st byte 2nd byte

Note: Any other word registers can be specified in the same extension coding as those for IX to SP.

Operation size in words (16 bits \leftarrow 32 bits \div 16 bits)

rr	Code "r"
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

Note: Any other long word registers can be specified in the extension coding.

DJNZ dst1, dst2

< Decrement and Jump if Non Zero >

Operation : $dst1 \leftarrow dst1 - 1$. if $dst1 \neq 0$, then $PC \leftarrow dst2$.

Description : Decrements the contents of dst1 by 1. Makes a relative jump to the program

address specified by dst2 if the result is other than 0.

Details: :

	\mathbf{Size}		Mnemonic		Code
Byte	Word	Long word			
\bigcirc	\bigcirc	×	DJNZ	[r,] + 3/4 + d8	1 1 0 z 1 r
					0 0 0 1 1 1 1 0 0
(N	ote) \$+	d<7:0>			
	\$+				

Note: Omitting "r" of the operand in square brackets [] is regarded as specifying the B register.

Flags : S Z H V N C

S = No changeZ = No change

H = No change

V = No changeN = No change

C = No change

Execution example: LOOP: ADD A, A

DJNZ W, LOOP

When the A register = 12H and the W register = 03H, execution loops three times and sets the A register to $24H\rightarrow48\rightarrow90H$ and the W register

to $02H \rightarrow 01H \rightarrow 00H$.

EI num

<Enable Interrupt>

Operation : IFF $< 2:0 > \leftarrow num$

Description: Sets the contents of the IFF<2:0> in the status register to num. After

execution, the CPU interrupt receive level becomes num.

Details :

Mnemonic Code

EI [#3]

Note: A value from 0 to 7 can be specified as the operand value. If the operand is omitted, the default value is "0" $(EI \ 0)$.

Flags

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

EX dst, src

< Exchange >

Operation : $dst \leftrightarrow src$

:

Description: Exchanges the contents of dst and src.

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
\bigcirc	×	×	EX	F, F'	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	\circ	×	EX	R, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	0	×	EX	(mem), r	1 m z z m m m m m 0 0 1 1 1 0 R

Flags	:	S	\mathbf{Z}	Η	V	N	C
		-	ı	ı	ı	ı	-
	•	S	= 1	ang	e		

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: EX A,B

When the A register = 12H and the B register = 34H, execution sets the A register to 34H and the B register to 12H.



^{*} Executing EX F,F' changes all flags.

EXTS dst

< Extend Sign >

Operation : $dst < upper half > \leftarrow signed bit of dst < lower half >$

Description : Transfers (copies) the signed bit (bit 7 when the operand size is a word, bit 15

when a long word) of the lower half of dst to all bits of the upper half of dst.

Details :

		Size		Mnemonio	;	Code
_	Byte	Word	Long word			
	×	0	0	EXTS	r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change


N = No change

C = No change

Execution example: EXTS HL

When the HL register = 6789H, execution sets the HL register to

FF89H.



EXTZ dst

< Extend Zero>

Operation : $dst < upper half > \leftarrow 0$

Description : Clears the upper half of dst to zero. Used for making the operand sizes the

same when they are different.

Details :

		Size		Mnemonic		Code
B	yte	Word	Long word			
	×	\circ	0	EXTZ	r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: EXTZ HL

When the HL register = 6789H, execution sets the HL register to

0089H.

EXTZ XIX

When the XIX register = 12345678H, execution sets the XIX register

to 00005678H.