momory cell which t mody ? And gates 2, 4 & b becomes inactine, Hence the Parallel loading of the data becomes impossible But the AND gate 1,3, and 5 become active Therefore the shifting of data from left to right birt by bit on application of clock pulses.
There are line to be Ther parallel in serial out operation takes shiftload Low let Suppose Control Segnal is '0' then the data to be Loaded and then data will become 1101

PIPO SJiJhis regester the 4 bit binary input Bo, B1, B2, B3 is applied to the data inputs Do D, Dr D3 respectably, as clock edge is applied, the input benary bits will be loaded ients the flip flop Simultaneosly The Coaded bits will appear simultaneous to the Off Side. only clock pulse is Assential

to load all case data bits

02 01 00. Parallel 0/P Timing deagram Thuth Pable elk 03/0/10, 00 0 0 0 0 0 1 1 1 0 1 Bidirectional Shift Register & The régister rellières is résed shift the data on the right side of left side based on the selected mode is known as the bidirectional shift register. , If the Selected mode is high (1), the data will be moved to the sight side & It the selection mode is low (0), the data will be moved to the left side. If we more benary number (box two) to the left Side gut is to multiply the no. by 2. and if we Shuft light, no needs to direct by 2.

To except these operations, we leg a register to shift the data in any dire This register can be emplemented using D. and logic gates which allows the data bil to transfer from stage to nent stage to any Side either right or left based on air 1/ P. Signal Here, the direction of data Shifting is odecontrol by the mode control. The biderectional Shift register mainly include two serial 1/p like the date input with serial engine shuft (DR) and the data strict with serial left (DL) with select(m) whenever the data need to Shift light side the input is given to DRg ter left enpert is given to, DL.

ration of Giderection Shift registers with M = 1 Shift right operation: ; If M 21 and then AND gates 1, 3, 5, and 7 are enabled whereas the remaining AND yates 2, 4, 6 and 8 will be desabled. The data Dr is shefted to right bit by Dit from ff-3 to ff-0 onapplecation & Clock pulses. Thus with M21, we get Serial Jught Shift operation, If M=0, 2, 4,6, and Bare crabbed, Thedata DL Shuffed by left kit by but from FFO. to H3. UNIVERSAL Shift Register : A Shift Register which can apply shift the data in both direction as well as load it parallely is known as a universal dhilt ensure. Shift legister. The shift register is Capable of performing the following operation.

() Parallel loading O left & Regnt Shifting _ x _ x _ x _ x _ x _ x _ x

182

SpA 4 bit social in paraller out shift regions applied to the ip. After 3 lockpulses the Off will be Ston Includly 1111 10 10-,0111 0101-01 21011 30101 D101 1st -> 1010find 2's Complement +45. 101101 15 comp > 01001