

Q1

Write VHDL code to implement the function  $f(x_1, x_2, x_3) = \sum m(0, 1, 3, 4, 5, 6)$ .

Answer:

Expression using k-map:  $f = (x_2)' + (x_1)'(x_3) + (x_1)(x_3)'$

VHDL code

```
entity combination-circuit is
port(x1,x2,x3:in bit;
      f:out bit);
```

```
end combination-circuit;
architecture equations of combination-circuit is
begin
  f = (not x2) or ((not x1) and x3) or (x1 and (not x3));
end equations;
```

Q2

a) Write VHDL code to describe the following functions

$$f_1 = x_1x_3' + x_2x_3' + x_3'x_4' + x_1x_2 + x_1x_4'$$
$$f_2 = (x_1 + x_3') \cdot (x_1 + x_2 + x_4') \cdot (x_2 + x_3' + x_4')$$

from the given statements

$$f_1 = x_1x_3 + x_1'x_3' + x_2x_4 + x_2'x_4'$$
$$f_2 = x_1x_2x_3'x_4' + x_1'x_2'x_3x_4 + x_1x_2'x_3'x_4 + x_1'x_2x_3x_4'$$

code:

```
entity code is
  port (x1,x2,x3,x4 : in std_logic;
        f1,f1: out std_logic);
end code;
```


Architecture behavioural of code is

Begin

```
F1 <= (x1 and x3) or (not x1 and not x3) or
      (x2 and x4) or (not x2 and not x4);
F2 <= (x1 and x2 and (not x3) and (not x4)) or
      ((not x1) and (not x2) and x3 and x4) or
      (x1 and (not x2) and (not x3) and x4) or
      ((not x1) and x2 and x3 and (not x4));
```

End behavioural.

b) Use functional simulation to prove that  $f_1 = f_2$ .



Q3

Consider the following VHDL assignment statements

$f_1 \leq ((x_1 \text{ AND } x_3) \text{ OR } (\text{NOT } x_1 \text{ AND } \text{NOT } x_3)) \text{ OR } ((x_2 \text{ AND } x_4) \text{ OR } (\text{NOT } x_2 \text{ AND } \text{NOT } x_4)) ;$

$f_2 \leq (x_1 \text{ AND } x_2 \text{ AND } \text{NOT } x_3 \text{ AND } \text{NOT } x_4) \text{ OR } (\text{NOT } x_1 \text{ AND } \text{NOT } x_2 \text{ AND } x_3 \text{ AND } x_4) \text{ OR } (x_1 \text{ AND } \text{NOT } x_2 \text{ AND } \text{NOT } x_3 \text{ AND } x_4) \text{ OR } (\text{NOT } x_1 \text{ AND } x_2 \text{ AND } x_3 \text{ AND } \text{NOT } x_4) ;$

a) Write complete VHDL code to implement  $f_1$  and  $f_2$ .

```
library ieee;
use ieee.std_logic_1164.all;
entity functions is
port ( x1, x2, x3, x4 : in std_logic;
f1, f2 : out std_logic
);
end functions;
architecture arch of functions is
begin
f1 <= (x1 and not x3) or (x2 and not x3) or (not x3 and not x4) or (x1 and
x2) or (x1 and not x4);
f2 <= (x1 or not x3) and (x1 or x2 or not x4) and (x2 or not x3 or not x4);
end arch;
```

b) Use functional simulation to prove that  $f_1 = f_2$ .

```
--Testbench
library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;
entity functions_tb is
end;
architecture bench of functions_tb is
component functions
port ( x1, x2, x3, x4 : in std_logic;
f1, f2 : out std_logic
);
```

```

end component;
signal data : std_logic_vector(3 downto 0);
signal f1, f2: std_logic ;
begin
uut: functions port map ( x1 => data(0),
x2 => data(1),
x3 => data(2),
x4 => data(3),
f1 => f1,
f2 => f2 );
stimulus: process
begin

data <= "0000";
wait for 10 ns;
data <= "0001";
wait for 10 ns;
data <= "0010";
wait for 10 ns;
data <= "0011";
wait for 10 ns;
data <= "0100";
wait for 10 ns;
data <= "0101";
wait for 10 ns;
data <= "0110";
wait for 10 ns;
data <= "0111";
wait for 10 ns;
data <= "1000";
wait for 10 ns;
data <= "1001";
wait for 10 ns;
data <= "1010";
wait for 10 ns;
data <= "1011";
wait for 10 ns;
data <= "1100";
wait for 10 ns;
data <= "1101";
wait for 10 ns;
data <= "1110";
wait for 10 ns;
data <= "1111";
wait for 10 ns;
wait;
end process;

end;

```

