

1


2

3


4

GPIO0




GPIO1




U2A







U2B



<https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-iv/pcg-01008.pdf>



P1













Title		
Size	Number	Revision
A4		
Date:	6/27/2021	Sheet of
File:	C:\Users\...\FPGA.SchDoc	Drawn By:

1


2

3




4



Title		
Size	Number	Revision
A3		
Date:	6/27/2021	Sheet of
File:	C:\Users\...Level Translator switches.Sch	Down By:



Title		
Size	Number	Revision
A2		
Date	6/27/2021	Sheet of
File	C:\Users\jlevy\Documents\SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	6/27/2021	Sheet of
File:	C:\Users\...\Shift Registers.SchDoc	Drawn By: