Department of Electronic and Telecommunication Engineering

University of Moratuwa

EN4020: Advanced Digital Systems



System Bus Design and Simulation Report

Group Members:

K.G.L.P. Nawarathna 160430A

N.L.Udugampola 160640R

W.W.A.T.E.Weerasinghe 160680M

24th December 2020

Table of Contents

	Table of Contents						
1	I	ntrod	oduction				
2	S	Signal	gnal List				
3 Functiona			onality	7			
	3.1	A	ldress Bus	7			
	3.2	Re	esponse Bus	7			
	3.3	W	DATA Bus & RDATA Bus	8			
	3.4	M	aster Interface	9			
	3.5	Sl	ave Interface	. 10			
	3.6	Aı	biter	. 11			
4	A	Arbite	r Design	. 13			
5	A	Arbite	r Verification	. 15			
	5.1	Aı	biter Testbench	. 15			
	5.2	Si	mulation Diagrams	. 16			
	5	5.2.1	Single Master Request	. 16			
	5	5.2.2	2 Masters Request	. 17			
	5	5.2.3	Split Transaction	. 17			
	5	5.2.4	Reset	. 17			
6	A	Addre	ss Decoder (Slave Interface) Design	. 18			
7	A	Addre	ss Decoder (Slave Interface) Verification	. 22			
	7.1	Sl	ave Interface Testbench	. 22			
	7.2	Si	mulation Diagrams	. 25			
	7	7.2.1	Master write to slave (address matching)	. 25			
	7	7.2.2	Master read from slave (address matching)	. 25			
	7	7.2.3	Master is reading from slave (address is not matching)	. 26			
	7	7.2.4	Master is reading from slave (slave is busy)	. 26			
8	7	Гор L	evel Verification	. 27			

	8.1	Top Level Testbench	. 27
	8.2	Simulation Results	. 28
	8.2	.1 One master request	. 28
	8.2	.2 Two Master Request	. 29
	8.2	.3 SPLIT Transaction Viable Scenario	. 30
	8.2	.4 Reset Test	. 31
9	AP	PENDIX	. 32
	9.1	APPENDIX A	. 32
	9.2	APPENDIX B	. 32
	9.3	APPENDIX C	. 34
	9.4	APPENDIX D	. 35
	9.5	APPENDIX E	. 40
	9.6	APPENDIX F	. 42
	9.7	APPENDIX G	. 47
	9.8	APPENDIX H	. 50
	9.9	APPENDIX I	. 51
	9.10	APPENDIX J	. 55
	9.11	APPENDIX K	. 55
	9.12	APPENDIX I	57


1 Introduction

This document is intended to describe the design and simulation of a system bus as a partial fulfillment for the module, EN4020: Advanced Digital Systems. Required details for each of the given tasks are included in different sections of this document along with functional descriptions, IO definitions, timing diagrams, RTL & testbench codes. The design was done using Verilog. Quartus Prime and ModelSim are the software applications used for simulation and compilation for checking errors.

A system bus is a communication medium in the digital domain which facilitates data transfer between components and devices connected to it. Best example is the system bus in a computer which connects the Central Processing Unit (CPU), main memory and other major components together. Generally a system bus consists of a Data Bus to carry data, an Address Bus to determined where data should be sent and a Control Bus to maintain the proper control of the system bus without any collisions of data transfers.

In this project, we designed a custom serial system bus with a custom protocol. The design consists of a **serial address bus** with a 16-bit address format, a **serial write-data bus** to send 8-bit data to slave devices, a **serial read-data bus** to read 8-bit data from slave devices and a **response bus** for the slave devices to respond to read or write requests from master devices. There is another major component called **arbiter** which directly communicates with any master or slave device, connected to the bus in order to maintain access and control of the bus. Following diagram shows the architecture of the design.

Design Architecture



2 Signal List

The list below shows the signals in our system bus architecture, which are basically the main bus lines and the control signals, connecting with the arbiter.

Name	Source	Description
CLK Bus clock	Clock source	Bus protocol is synchronous and CLK handles all timing operations in the bus. All signal timings are related to the rising edge of CLK.
RESETn Reset	External source	Reset signal is the only asynchronous and active LOW signal. It is used to reset all the states of the system and the bus.
BUSREQx BUSREQ[1:0] for 2 masters to request bus	Master	A signal from master x to the bus arbiter which is used to inform that the master x requires the bus access. Each master has a dedicated BUSREQ signal and the arbiter facilitates up to 2 masters. When requesting the bus, master must keep this signal HIGH until it is granted access.
UTILx UTIL[1:0] for 2 masters' utilized flags	Master	If master x is utilizing the bus for a data transfer, it must keep this signal HIGH throughout the time of the transaction. The master must make UTIL signal LOW at the end of every single transaction. As a result, when the master performs a burst of many transactions, the arbiter can grant the master for each of the transactions while considering master priority as well.
GRANT[1:0] for 2 masters' bus grant	Arbiter	This signal is made HIGH by the arbiter to indicate master x that it has permission to access the bus. Only one master will be granted at a time.
GMASTERx[1:0]	Arbiter	This signal is used by the arbiter to informs the currently granted master to slave x. If this signal is made 2'b10 ,granted master is master1 and if this signal is made

GMASTER[5:0] for 3 slaves to check granted		2'b01 ,granted master is master2. In a SPLIT transaction, slave checks this signal to know when to continue.
SPLITx [1:0] SPLIT[5:0] for 3 slaves to do split requests	Slave	This signal is used by slave x to request arbiter to grant a particular master when slave x is ready to continue a previous transaction with the master to which the slave has responded BUSY in the first time. This split request can be made for the grant of master1 by making this signal 2'b10 and for the grant of master2 by making this
ADDR	Master	signal 2'b01 . This is the serial system address bus through which a
Address bus		granted master can send the address of a 8-bit slave register by sending a 16-bit address packet. Its first bit is a start bit which is logic 1. Next 2 bits are for the slave device address. The bit after that is for indicating whether the master is going to do a READ or a WRITE transaction. Last 12 bits are for the address of the memory location of the slave.
WDATA Data write bus	Master	This is the serial system WDATA bus used to transfer 8-bit data from the granted master to a slave during a WRITE operation.
RDATA Data read bus	Slave	This is the serial system RDATA bus used to transfer 8-bit data from a slave to the granted master during a READ operation.
RESP[1:0] Slave response bus	Slave	This is the bus used by a slave to send a response to the granted master during a transaction. There are three types of responses named as OK , BUSY , DONE which can be sent by making this bus 2'b10 , 2'b01 , 2'b11 respectively. Details of these responses are written in section <u>3.2</u>


3 Functionality

3.1 Address Bus

This is the serial system address bus through which a granted master can send the address of a 8-bit slave register by sending a 16-bit address packet. It includes a start bit, the slave device address, read/write operation type and the slave memory address. When a master sends an address in the address bus, every slave connected to the bus reads 16 bits of serial data into the address decoder of slave interface (Address decoder code in <u>APPENDIX I</u>). After it is completed each slave decodes the address and the slave with the matching slave device address can continue the transaction. Address bus facilitates communicating with a slave device of up to 2-bit device address and up to 12-bit memory address. Connections to the address bus can be seen in the code in

APPENDIX B.

Address Format



3.2 Response Bus

This is the bus used by a slave to send a response to the granted master during a transaction. It is a 2-bit parallel bus which only maintains two logic levels in the two electrical lines during sending a response. When the master sends an address in the address bus, the relevant slave with the matching slave device address has to respond with a OK or BUSY response to continue with the data transaction and at the end of the transaction it has to send a DONE response to indicate successful completion. These three responses are further elaborated in the below table. Connections to the response bus can be seen in the code in

<u>APPENDIX</u> B and the response origination occurs in the slave interface, which is in <u>APPENDIX I</u>.

Response Types

10	OK	OK response indicates that the address matched slave is free to start the data read/write transfer in the data bus. A data read/write transfer always happens immediately after an OK response.
01	BUSY	After the relevant slave receives the 16-bit packet sent in the address bus, the slave can reply with a BUSY response if it is not ready to receive or send data at the moment. This will lead to a split situation where the transaction is postponed, and the bus is released for other transactions of other parties.
11	DONE	After the slave sending or receiving an 8-bit data in data write/read bus, a DONE response is sent to notify the master that the transaction completed successfully.
00	NAK	Both lines in logic LOW correspond to no response.

3.3 WDATA Bus & RDATA Bus

The granted master can write 8-bit data to the address matched slave using serial WDATA bus and it can read 8-bit data from the slave using serial RDATA bus. In writing data right after the address is sent, the master must wait till it gets an OK response to start writing 8 bits of data to the WDATA bus. Also, in reading data right after the address is sent, the master must wait till it gets an OK response to start sampling the RDATA bus to receive the 8-bit data sent by the slave. WDATA and RDATA bus is capable of doing *single read*, *burst read*, *single write*, *burst write*. Data bus connections are in

APPENDIX B code.

SPLIT State


If the master gets a BUSY response instead of the above mentioned OK response, it must go to a SPLIT state by releasing the bus by making UTIL signal LOW, without writing anything to the WDATA BUS or sampling the RDATA bus. BUSY response is sent by the slave to the master as a way of telling that it is not ready yet and the master has to wait till the slave is not busy. In SPLIT state, the master must wait till it is granted again because of a SPLIT request made by the slave to the arbiter on behalf of the master. As soon as the master is granted again, the next response is going to be an OK response and with that the transaction can be completed using WDATA bus or RDATA bus.

Priority Control

If the bus is not utilized by any master and if there are several bus requests from several masters, the arbiter will grant the master with the highest priority and in our case, it is the master 1. This is actually very useful in burst reads and burst write.

Example: If master2 is doing a burst transaction of writing 100 of 8-bit data to slave2 and if master1 tries to read some data from slave3 when master2 is writing data in the 10th transaction of its 100 write burst, master1 will not have to wait till master2 completes 90 more transactions. Since master1 has the highest priority it will get to do its transactions after the 10th transaction of master2. Then master2 can continue its 90 remaining transactions when master1 is done.

3.4 Master Interface




In our system bus design, we made a separate module named master interface which can be used to connect any master device to the system bus through its master module side ports which are listed below. Its bus side ports are simply connected to the main bus lines and the dedicated control signal lines with the arbiter. Verilog code for the master interface module is in APPENDIX G.

Master Module Side Ports

Port	I/O	Description
Address [15:0]	INPUT	Address of the slave for read write operations provided by the sequence in Master Core

data_out [7:0] OUTPUT		Data received by slave is sent to Master Core from this signal	
data_in [7:0] INPUT 8-bit data which should be sent to sequence in Master Core		8-bit data which should be sent to slave provided by the sequence in Master Core	
address_rdy	INPUT	Request from master core to write the provided address to the address bus	
burst_en INPUT Become high w		Become high when burst transactions are taken place	
r_en	INPUT	Enable read from slave	
w_en	INPUT	Enable write to slave	
done	OUTPUT	When a read or write transaction completes, Master Core is notified through this signal.	

3.5 Slave Interface




In our system bus design, we made a separate module named slave interface which can be used to connect any slave device to the system bus through its slave module side ports which are listed below. Some of its bus side ports are connected to the main bus lines to make the slave accessible through the system bus and some are connected to the dedicated signal lines with the arbiter to make the slave capable of requesting a particular master in a split transaction while monitoring which master has access to the bus. Both of its module side and bus side ports consist of ports for address, data in and data out. As a result, this slave interface module acts as an address decoder which can be used to access any slave device with an address space up to 12bit (4k) from our system bus with a standard 16bit address format. Verilog code for the slave interface module is in <u>APPENDIX I</u>.

Slave Module Side Ports

Signal	Source	Description
ram_address [11:0]	Slave interface	Address of the memory location inside the connected slave device (RAM).
ram_data [7:0]	Slave interface	Data which is to be written to a memory location specified by the ram_address
q [7:0]	Slave	Output data of the connected slave which represent a value stored in a memory location specified by the ram_address.
wr_en	Slave interface	Write enable signal of the connected slave.
slave_address[1:0]	Slave	Sets the device address of the connected slave. This address is used to distinguish between slave devices connected to the system bus.
slave_busy	Slave	Enable read from slave

3.6 Arbiter



In this system bus design, a separate module named arbiter is created. It acts as the controller for slaves and masters. The ports of arbiter are divided among masters and slaves. Arbiter accepts requests from masters, grant permission for masters to utilize the bus lines and monitor the utilization status of masters. It communicates with slaves for split transactions. Slave notifies the arbiter that they are ready for split transaction with a particular master. Arbiter informs the currently granted master to the corresponding slave, which helps slave to continue the split transaction later by contacting the arbiter. Apart from that arbiter prioritize the requests from masters when there are multiple requests. The Verilog implementation of master interface can be viewed in <u>APPENDIX K.</u>

4 Arbiter Design

As the first step of arbiter design, it is important to understand the ports of the module.

```
module arbiter (
        input clk,
        input reset,
       input [1:0]req from master,
                                       //BUSREQ signals in format:[m1,m2]
5
        //SPLIT signals in format:[s1->m1,s1->m2,s2->m1,s2->m2,s3->m1,s3->m2]
        input [5:0]split_req_from_slave,
8
9
        input [1:0]bus utilization,
                                      //UTIL signals in format:[m1,m2]
10
        output reg [1:0]grant to master,//GRANT signals in format:[m1,m2]
11
        //GMASTER signals in format:[s1<-m1,s1<-m2,s2<-m1,s2<-m2,s3<-m1,s3<-m2]
       output reg [5:0]notify granted master to slave
13
14 ); //NOTE: m1, m2, s1, s2, s3 stands for masters and slaves
```

req_from_master indicates the requests from each master to utilize the bus line. split_req_from_slave refers to the request from slave to grant corresponding master. If the master is involved in memory transaction, the bus_utilization signal becomes high. Otherwise, it is low. Granting permission to master to write the address is accomplished by grant_master. Currently working master is informed to slave through notify_granted_master_to_slave.

In the next step the requests from masters and slaves are processed by a combinational circuit.

current_requests become high whenever there is a request from a master or a split request from any of the slaves to corresponding master. This signal is 2bit wide to facilitate 2 masters.

Initially no masters are granted.

In each clock cycle the requests are processed as follows.

```
always @(posedge clk or negedge reset) begin
//asynchronous reset

if(~reset)begin
//reset to no grants and no granted notifications
grant_to_master <= 2'b00;
notify_granted_master_to_slave <= 6'b0000000;
end</pre>
```

```
//bus requests are checked and granted only when bus is not utilized
else if(bus_utilization == 2'b00) begin
case(current_requests) //process the requests from masters and slaves
...
...
```

If reset is applied, it initializes grant and notify signals. Otherwise, it checks the status of bus utilization and only grant when no master is utilized. As mentioned earlier in master interface, at the end of each memory transaction, the utilization line is released, which allows arbiter to process requests. If only master 1 is requested, grant is provided to master 1. If only master 2 is requested grant will be provided to master 2. In both instances the granted master is notified to all the slaves.

```
//bus requests are checked and granted only when bus is not utilized
        else if(bus utilization == 2'b00) begin
41
            case (current requests) //process the requests from masters and slaves
                2'b00:begin //no requests
43
                    grant to master
                                                     <= 2'b00;
                    notify_granted_master_to_slave <= 6'b0000000;</pre>
44
45
                    end
46
                2'b10:begin
                                  //request to grant master 1
47
                    //grant master 1
48
                    grant to master
                                                     <= 2'b10;
                    //notify 3 slaves that master 1 is granted
49
50
                    notify_granted_master_to_slave <= 6'b101010;</pre>
51
                2'b01:begin
                                   //request to grant master 2
53
                    //grant master 2
54
                    grant to master
                                                     <= 2'b01;
                    //notify 3 slaves that master 2 is granted
                    notify_granted_master_to_slave <= 6'b010101;</pre>
57
58
                //high priority goes to master 1
59
                2'b11:begin
                             //request to grant both master 1 and 2
                    //master 1 is granted (high priority)
61
                    grant to master
                                                    <= 2'b10;
                    //notify 3 slaves that master 1 is granted
62
63
                    notify_granted_master_to_slave <= 6'b101010;</pre>
64
                    end
65
            endcase
66
        end
67
   end
68
69
   endmodule
```

What will happen if there is a request from both masters? In this scenario a priority-based decision should be made. Priority is given to master 1. It is depicted below.

The complete content of the arbiter.v file is given in APPENDIX K.

5 Arbiter Verification

5.1 Arbiter Testbench

Below code is the testbench for the arbiter verification. With that arbiter was verified using ModelSim for following cases.

- single master request
- two master requests
- split transaction viable scenario
- reset test


```
arbiter_tb.v
    `timescale 1ps/1ps
   module arbiter_tb();
   //TB INPUTS
   reg clk;
   reg reset;
   reg [1:0] req from master;
   reg [5:0] split req from slave;
  reg [1:0] bus_utilization;
10 wire [1:0] grant_to_master;
11 wire [5:0] notify_granted_master_to_slave;
12
13 //RESET
14 reg reset release ff1 = 1;
15 reg reset release ff2 = 1;
16 wire reset_with_synchronous_release;
17
18 assign reset with synchronous release = reset release ff2 && reset;
19
20 always @ (posedge clk)
21 begin
       reset release ff1 <= reset;
23
       reset_release_ff2 <= reset_release_ff1;</pre>
24 end
25
26 always #1 clk = ~clk;
27
28 arbiter al(
29 .clk
                                       (clk),
                                       (reset with synchronous release),
       .reset
31
      .req_from_master
                                       (req_from_master),
      .split_req_from_slave
                                       (split_req_from_slave),
        .bus_utilization
                                       (bus_utilization),
                                       (grant to master),
        .grant to master
        .notify granted master to slave(notify granted master to slave));
37 initial begin
38
       //initially no requests from either masters or slaves
39
       clk = 0;
40
      reset = 1;
      req from master = 2'b00;
42
       split req from slave = 6'b0000000;
       bus_utilization = 2'b00;
43
44
```

```
45
46
        //master 2 requests from arbiter
47
        #6 req from master = 2'b01;
48
        #3 bus utilization = 2'b01;
49
        #2 req from master = 2'b00;
50
51
        //both masters request
52
        #20 req from master = 2'b11;
        #6 bus_utilization = 2'b00;
53
                                        //bus utilization become low
54
        #2 bus_utilization = 2'b10;
                                        //after 1 clock cycle utiliztion becomes high
        #2 req from master = 2'b00;
56
57
        //{\rm slave} 2 sends a split request to master 2
58
        #20 split_req_from_slave =6'b000100;
59
        #5 bus utilization = 2'b00;
                                       //previous task finished
60
        #2 bus utilization = 2'b01;
61
62
        //reseting the arbiter
63
        #20 \text{ reset} = 1'b0;
64
        //inputs to arbiter from masters and slave also reset because
65
            //the entire design resets at the same time
66
        #2 bus utilization = 2'b00;
        req_from_master = 2'b00;
67
68
        split req from slave = 6'b0000000;
69
   end
71
    endmodule
```


5.2 Simulation Diagrams

Following are the timing diagrams for the given cases extracted using ModelSim.


5.2.1 Single Master Request




5.2.2 2 Masters Request



5.2.3 Split Transaction



5.2.4 Reset



6 Address Decoder (Slave Interface) Design

The Slave interface connects the slave device (RAM) to the system bus. The address decoder for the slave interface is built inside the slave device. The purpose of the address decoder is to enable the correct slave device for a particular master request. The input and output ports of the slave interface is defined as follows. (full code for the slave_interface is in <u>APPENDIX I)</u>

```
module slave interface(
3
       input wire clk,
                          //system clock input
       input wire reset, //active low reset
4
5
       input wire addr, //address bus
       input wire w_data, //write data bus
6
7
       output wire r data, //read data bus
                                   //response bus
8
       output [1:0] response,
       output [1:0] split_request, //request split transaction
9
10
       input [1:0] granted_master, //indicates the active master on the bus
11
       input wire [1:0]slave address, //sets the device address of the slave
       output reg slave_en, // enable signal for tri-state buffers
12
13
       input slave_busy,
                            // indicates that the slave is busy
       //-----for ram----//
14
       input wire [7:0]q, // output data from the ram
15
16
       output [11:0]ram_address, //address input of the ram
       output [7:0]ram data, // data input to the ram
17
18
       output wr en
19 );
```


The module has number of registers to store variable data and parameters to denote constants

```
//----PARAMETERS----//
                                                      //-----//
21 //---STATES---//
                                                   38 reg [3:0] state = START BIT;
22 parameter AWATING_GRANT = 4'b0000;
23 parameter START_BIT =4'b0001;
                                                   40 reg [15:0]r addr
                                                  41 reg [7:0]r_data_in =0;
24 parameter GET_ADDR = 4'b0010;
                                                  42 reg r_data_out =0;
25 parameter SEND_RESPONSE_ADDRESS = 4'b0011;
26 parameter GET_DATA = 4'b0100 ;
                                                  43 reg [1:0]r_response =0;
27 parameter SEND_DATA = 4'b0101 ;
                                                  44 reg [1:0]r_split
28 parameter SEND_RESPONSE_DATA = 4'b0110 ;
                                                  45    reg [4:0]addr_count =0;
                                                  46 reg [3:0]data_count =0;
29 parameter SPLIT =4'b0111;
30 parameter WAIT_BEFORE_GET_DATA =4'b1000;
                                                      reg wr_en_bit =0;
                                                  48 reg [15:0]split_adress=0;
31 //---RESPONSES---//
32 parameter RESP_NAK =2'b00;
                                                  49 reg [1:0]split master =0;
33 parameter PESP_BUSY=2'b01;
                                                  50 reg [1:0]r_split_request =0;
                                                   51 reg [3:0]busy count=5;
34 parameter RESP_OK =2'b10;
35 parameter RESP_DONE=2'b11;
```

The Slave interface clocks from the main system clock and it has an asynchronous active low reset which sets all registers to their default values. The module functions as a state machine with 9 states. The names and functionality of each state is described in the following diagram.

STATE	Value	Description
START_BIT	0001	Default state of the module. During this state, the address bus is continuously checked for the start condition. (start bit)
GET_ADDR	0010	15-bit address which follows the start bit is captured during this state.
SEND_RESPONSE _ADDRESS	0011	Decode the 2-bit slave device address, r/w bit and the12-bit slave memory address. Responds accordingly to the master if the device address is matching.
GET_DATA	0100	Capture the 8-bit data from the master.
SEND_DATA	0101	Send 8-bit data to the master.
SEND_RESPONSE _DATA	0110	Respond accordingly to the master after the transaction is complete.
SPLIT	0111	Slave is currently busy. Wait until the slave becomes active again.
WAIT_BEFORE_ GET_DATA	1000	Wait one clock cycle before capturing data from the W_DATA bus.
AWAITING_GRANT	0000	After issuing a split transfer request, wait until the arbiter grants permission to transfer.

The following diagram shows the transitions between states.



Address Decoder

The address decoder inside the slave interface modules serve three purposes.

- Detect the start bit
- Capture the 15-bit address
- Decode the slave device address, slave memory address and identify the type of transaction.

Since the backbone of the slave interface module is a finite state machine, the above three functions of the address decoder is implemented in the START_BIT, GET_ADDR_ and SEND_RESPONSE_ADDRESS states respectively.

```
77 // This is the default state of the module
78 // identifies the start bit of the address
79
             START_BIT: begin
80
                 slave_en <= 0;</pre>
81
                 if (addr==1) begin
82
                      state <= GET_ADDR;</pre>
83
                      addr count<=14;
84
                      wr en bit<=0;
85
                      r addr<=0;
86
                      r data in<=0;
87
                      r data out<=0;
88
                 end
89
                 else
90
                      state <= START_BIT;</pre>
91
92
                 addr_count<=15;
93
                 r_response<=RESP_NAK;
94
             end
```

The START_BIT state is the default state of the slave interface module. During this state, the module continuously checks the address bus to detect its transition from logic 0 to logic 1 which is the start bit. After successfully detecting a start bit, the slave interface changes its state to GET_ADDR.

```
95 //Capturs the 15-bit address which follows the
start bit
96
       GET_ADDR: begin
97
98
            if (addr_count>1) begin
99
                r_addr[15:0] <= {r_addr[14:0],addr};
100
                addr_count <= addr_count -1;</pre>
101
                state <= GET_ADDR;</pre>
102
            end else begin
103
               r_addr[15:0] <= {r_addr[14:0],addr};</pre>
104
               state <= SEND_RESPONSE_ADDRESS;</pre>
105
            end
106
            wr_en_bit<=0;
107
            r_response<=RESP_NAK;
108
        end
```

During the GET_ADDR state the slave interface samples the address bus at each positive clock edge to capture the 15-bit address which immediately comes after a start bit. After successfully capturing the address the module changes its state to SEND_RESPONSE_ADDRESS.

```
110 //decode the slave address and the type of
transaction (mem r/w)
111 //and send the appropriate response to the
112
          SEND RESPONSE ADDRESS: begin
113
          // check for slave address
          if (r addr[14:13] == slave address) begin
114
115
              slave en <= 1;
116
              if(slave_busy == 0)begin
117
118
                   if (r_addr[12]==1) begin
              // do this for mem write
                       state<= WAIT_BEFORE_GET_DATA;</pre>
119
120
                       r_response<=RESP_OK;
121
                       data_count<=8;</pre>
122
                    end
123
                    else begin// for mem read
124
                        state<= SEND OK;</pre>
                        r_response<=RESP_DONE;</pre>
125
126
                        data count<=7;</pre>
127
                    end
128
              end
129
              else begin
130
                   r_response<=RESP_BUSY;</pre>
                   // send BUSY response
131
                   split_adress<= r_addr;</pre>
132
                   split_master<= granted_master;</pre>
133
                   state <= SPLIT;</pre>
134
              end
135
            end
136
               else begin
137
                    state<=START_BIT;</pre>
138
               end
139
          end
```

During the SEND RESPONSE ADDRESS state the module decodes the 15-bit address which was successfully captured during the previous state. The module first checks the 15th and 14th bits of the captured address which represent the slave device address of the master request against the actual slave device address. If the slave device address is not matching it change its state to START_BIT which is the idle state of the slave interface. If the device address is matching, then the module checks if the slave is busy. If the slave is busy, then a BUSY response is sent back to the master and the module changes its state to SPLIT. Otherwise the module checks the type of the transaction. If the transaction is a memory write type, then it issues an OK response and move to the WAIT_BEFORE_GET_DATA state. If it is a memory read type transaction the slave interface issues an OK response and move to the GET DATA state.

7 Address Decoder (Slave Interface) Verification

7.1 Slave Interface Testbench

```
`timescale 1ps/1ps
   module slave top();
   //-----//
   reg clock50;
   reg reset;
   reg address bus;
   reg w data bus;
   reg [1:0] slave address;
9
   reg [1:0] granted master;
10 reg slave_busy;
11
12 //----TB OUTPUTS-----//
13 wire r data bus;
14 wire [1:0]split request;
15 wire [1:0]response_bus;
17 //----INTERNAL_WIRE----//
18 wire [7:0]q;
19 wire [11:0]ram_address;
20 wire [7:0] ram data;
21 wire wr_en;
               sibufin r data bus;
23 wire [1:0] sibufin response bus;
               sibufin en;
25 //----Trisate Buffers for RDATA, RESPONSE bus----//
26 bufif1 buf r data bus(r data bus, sibufin r data bus, sibufin en);
27 bufif1 buf_response_bus1(response_bus[1], sibufin_response_bus[1], sibufin_en);
28 bufif1 buf_response_bus0(response_bus[0], sibufin_response_bus[0], sibufin_en);
29
30 //----SLAVE_INTERFACE INSTANTIATION----//
31 slave_interface SLAVE(
32
       .clk
                           (clock50),
33
       .reset
                           (reset),
       .addr
34
                           (address_bus),
35
       .w_data
                           (w_data_bus),
36
       .r_data
                           (sibufin_r_data_bus),
37
       .response
                           (sibufin_response_bus),
38
       .split_request
                           (split_request),
39
       .slave_address
                           (slave_address),
40
       .granted_master
                           (granted_master),
41
                           (q),
                           (ram_address),
42
       .ram_address
43
       .ram_data
                           (ram_data),
44
        .wr en
                           (wr en),
45
        .slave en
                           (sibufin_en),
46
        .slave_busy
                           (slave_busy)
47
   );
48
49 //-----RAM INSTANCE----//
50 syncRAM RAM BASIC(
51
       .dataOut
                           (q),
52
       .dataIn
                           (ram_data),
        .Clk
53
                           (clock50),
        .Addr
54
                           (ram_address),
```

```
55
        .Wr_en
                            (wr_en),
                            (reset)
56
        .reset
57
   );
58
59
   reg reset_release_ff1 = 1;
60
   reg reset_release_ff2 = 1;
61
   wire reset_with_synchronous_release;
62
   assign reset_with_synchronous_release = reset_release_ff2 && reset;
63
64
65
   always @(posedge clock50)
66
   begin
67
        reset_release_ff1 <= reset;</pre>
68
        reset_release_ff2 <= reset_release_ff1;</pre>
69
   end
70
71
72
   reg[15:0] address;
73 reg[7:0] data;
74 integer i;
75 always #1 clock50 = ~clock50;
76
77 //---TEST_INPUTS
78
79 initial begin
80
81 //---SET THE INITIAL CONDITIONS
82 clock50=1'b0;
83 reset =1'b1;
84 address bus=1'b0;
85 w data bus=1'b0;
86 slave address=2'b01;
87 slave busy=1'b0;
88 granted_master=2'b01;
89 address = {1'b1,2'b01,1'b1,12'b001110001010};
90 data=8'b10001010;
91
92 //--- master 01 is writing data to slave 01-----//
93 //--- sending address
94 #2;
95 reset=0;
96 #2; reset=1;
97
98 #1;
99 for (i=0;i<16;i=i+1) begin
        address_bus=address[15-i]; #2;
100
101
        end
102 #4;
103
104 //---sending data
105 for (i=0;i<8;i=i+1) begin
        w_data_bus=data[7-i]; #2;
106
107
        end
108 //-----transaction done----//
109 #16;
110 //--- master 01 is reading from slave 01-----//
111 address = {1'b1,2'b01,1'b0,12'b001110001010};
112 //--- sending address
113 for (i=0;i<16;i=i+1) begin
114
        address_bus=address[15-i]; #2;
115
```


```
116 #28;
117 //-----transaction done----//
118
119 //--- master 01 reading from slave 11------ -//
120 address = {1'b1,2'b11,1'b0,12'b001110001010};
121 //--- sending address
122 for (i=0;i<16;i=i+1) begin
123
       address_bus=address[15-i]; #2;
124
       end
125 #10;
126
127 //-----transaction done----//
128
129 //--- master 01 reading from slave 01------ --//
130 //--- but the slave 01 is busy -----//
131 //--- sending address
132 address = {1'b1,2'b01,1'b0,12'b001110001010};
133 slave_busy=1;
134 for (i=0;i<16;i=i+1) begin
135
       address_bus=address[15-i]; #2;
136
       end
137 #5;
138 //--- arbiter release the master
139 granted_master=2'b00;
140 #5;
141 //--- slave become active after 10 clock periods
142 slave_busy=0;
143 #3;
144 //--- arbiter grant master 01
145 granted_master=2'b01;
146 //-----transaction done----//
147 end
148 endmodule
```

7.2 Simulation Diagrams

Following are screenshots extracted from the full timing diagram taken using ModelSim.


7.2.1 Master write to slave (address matching)

In the following diagram the master 01 is writing a byte of data (10001010) to the memory address 001110001010 of the slave device with device id '01'.




7.2.2 Master read from slave (address matching)

In the following diagram, the master 01 is reading a byte of the data from the slave memory address 001110001010. This is the same memory location where the master 01 wrote 10001010 in the first transaction. Therefore, the slave is expected to send 10001010 in the r_data_bus .




7.2.3 Master is reading from slave (address is not matching)

The following diagram demonstrate a scenario where master 01 is trying to read 8-bit data from slave with device address '11' but such slave does not exist on the bus. The slave devices with different device addresses are expected to not to respond to such a master request.




7.2.4 Master is reading from slave (slave is busy)

The following diagram shows a scenario where master 01 is trying to read from slave 01 but the slave is busy and cannot continue the transaction. In such cases, the slave is expected to issue a 'BUSY' response and the master will release the bus. Once the slave is ready, the slave interface will request a split transaction from the arbiter. Once the arbiter grants permission to the master, they will continue from



8 Top Level Verification

In the final stage we integrated all the separately verified components into a final complete bus design with two masters with master1 having high priority and three slaves with 2k, 2k, 4k memory spaces. Following is the hierarchy of the design.



8.1 Top Level Testbench

```
module system bus tb;
   //Only input variables from tb to the design are clock and reset
4
   reg clk
               = 0;
   req reset = 0;
   //asynchronous reset with a 2-flop synchronizer
   reg reset release ff1 = 0;
   reg reset release ff2 = 0;
10 wire reset with synchronous release;
   assign reset with synchronous release = reset release ff2 && reset;
13 always @(posedge clk)begin
14
        reset release ff1 <= reset;</pre>
15
        reset_release_ff2 <= reset_release_ff1;</pre>
16
17
18
   //Initially the design is in reset state
19 initial begin
20
        clk = 0;
21
        #25 reset = 1; //Releasing the initial reset
        #10281 reset = 0; //Reset test in the middle
        #28 reset = 1; //Releasing reset in the reset test
24 end
```

Testbench for the final bus design is very small because all the operations are handled in the master cores themselves. Only the clock and the reset signals were given to the system bus design.


Each master interface is attached to a master core and their flow of operation of is a predefined set of read, write tasks, and idle times. (APPENDIX C shows how these 2 are interfaced together). Codes of the master1 and master2 cores, used for the top-level verification are in APPENDIX D and APPENDIX E.

8.2 Simulation Results

Following are screenshots extracted from the full timing diagram taken using ModelSim.


8.2.1 One master request

READ Operation



In the above scenario the address sent in the address bus is 1010000111110100. There the slave device address is 01 (slave 1), transfer type bit is 0 (READ transfer) and the slave memory address is 500. Therefore, master 1 is reading the 500th memory location of slave1 and storing it in a register in master1.


WRITE Operation (with a SPLIT viable scenario)




8.2.2 Two Master Request

If there are two bus requests from both masters, the moment the bus becomes unutilized, master1 will be granted because it has the highest priority. This can be easily observed when one master requesting the bus while the other master is doing a burst transaction. Following are such cases.


Master2 requesting while master1 in doing a burst






8.2.4 Reset Test

Finally, while the execution sequences of the two master cores were running, a reset input was given to verify whether the whole system gets properly reset and start from the beginning.



Below diagram shows how all the execution sequences of two master cores repeat after reset.



9 APPENDIX

All the RTL design codes for of the completed system bus design made targeting the top-level verification are included in this section.

9.1 APPENDIX A

Top Level Testbench for top level verification. (system_bus_tb.v)

```
module system bus tb;
   //Only input variables from tb to the design are clock and reset
   reg clk
             = 0;
   reg reset = 0;
   //asynchronous reset with a 2-flop sychronizer
8 reg reset_release_ff1 = 0;
9 reg reset_release_ff2 = 0;
10 wire reset_with_synchronous_release;
assign reset_with_synchronous_release = reset_release_ff2 && reset;
12
13 always @(posedge clk)begin
       reset release ff1 <= reset;</pre>
15
        reset release ff2 <= reset release ff1;</pre>
16 end
17
18 //Initially the design is in reset state
19 initial begin
        clk = 0;
        #25 reset = 1; //Releasing the initial reset
        #10281 reset = 0; //Reset test in the middle
23
        #28 reset = 1; //Releasing reset in the reset test
24 end
25
26 //Clock signal generation
27
   always #10 clk = ~clk;
29
   //System Bus Instantiation
30 system_bus sb(
31
        .clk
             (clk),
        .reset (reset with synchronous release)
33 );
34
35 endmodule
```

9.2 APPENDIX B

Top level module of the system bus design (system_bus.v)

```
module system_bus(
input clk,
input reset

//Connection wires with arbiter
wire [1:0] GRANT;
bus module system_bus(
input clk,
input reset

grant grant grant;
bus module system_bus (
input clk,
```

```
wire [1:0]
                  UTIL;
10 wire [5:0]
                  GMASTER;
11
   wire [5:0]
                  SPLIT;
13
   //Connection wires of the BUS
14
15 wire
             rdata bus;
16
   wire [1:0]response_bus;
17
   wire
              addr bus;
18
   wire
              wdata bus;
19
20
   //Slave addresses
   reg [1:0] slave1 addr = 2'b01;
21
   reg [1:0] slave2_addr = 2'b10;
22
23 reg [1:0] slave3_addr = 2'b11;
24
25
   //arbter instantiation
26 arbiter a(
27
       .clk
                                         (clk),
28
        .reset
                                         (reset),
29
        .req_from_master
                                         (BUSREQ),
        .bus_util\overline{i}zation
                                         (UTIL),
31
        .grant_to_master
                                         (GRANT)
        .notify_granted_master_to_slave(GMASTER),
        .split req from slave
34
   );
35
    //master1 instantiation
36
37
   master1 m1(
38
        .clk
                           (clk),
39
        .reset
                           (reset),
40
        .from arb grant
                           (GRANT[1]),
41
        .to arb req bus
                           (BUSREQ[1]),
42
        .to arb bus util (UTIL[1]),
43
        .to_addr_bus
                           (addr bus),
44
        .to_wdata_bus
                           (wdata_bus),
        .from_rdata_bus
45
                           (rdata_bus),
        .from response bus (response bus)
46
47
   );
48
   //master2 instantiation
49
50
   master2 m2(
        .clk
51
                           (clk),
        .reset
                           (reset),
        .from arb grant
53
                           (GRANT[0]),
54
        .to arb req bus
                           (BUSREQ[0]),
55
        .to arb bus util
                           (UTIL[0]),
56
        .to_addr_bus
                           (addr bus),
57
        .to_wdata_bus
                           (wdata_bus),
58
        .from_rdata_bus
                           (rdata_bus),
59
        .from_response_bus(response_bus)
60
   );
61
62
    //slavel instantiation
63
    slave_top s1(
64
        .clock50
                        (clk),
65
        .reset
                        (reset),
66
        .address bus
                        (addr bus),
67
        .w data bus
                        (wdata bus),
68
        .r data bus
                        (rdata bus),
69
        .response bus (response bus),
        .split request (SPLIT[5:4]),
71
        .granted_master(GMASTER[5:4]),
```

```
.slave_address (slave1_addr)
73
   );
74
75 //slave2 instantiation
76 slave top s2(
77
      .clock50
                       (clk),
       .reset
78
                       (reset),
79
       .address bus
                       (addr bus),
80
       .w data bus
                       (wdata_bus),
81
        .r data bus
                       (rdata bus),
82
        .response bus (response bus),
83
        .split request (SPLIT[3:2]),
84
        .granted master(GMASTER[3:2]),
85
        .slave_address (slave2_addr)
86);
87
   //slave3 instantiation
89 slave top s3(
90
      .clock50
                       (clk),
91
       .reset
                       (reset),
92
      .address bus
                       (addr_bus),
93
      .w_data_bus
                       (wdata_bus),
94
       .r_data_bus
                       (rdata_bus),
95
        .response bus (response bus),
        .split request (SPLIT[1:0]),
97
        .granted master(GMASTER[1:0]),
98
        .slave address (slave3 addr)
99 );
100
101 endmodule
```

9.3 APPENDIX C

Master1 top module connecting master1 core module and master interface together(master1.v)

```
module master1(
   input
           clk,
   input
              reset,
   input
              from arb grant,
   output
             to arb req bus,
   output
              to arb bus util,
7
   output tri to_addr_bus,
8
   output tri to wdata bus,
              from_rdata_bus,
   input
   input [1:0] from response bus
11
13
   wire mibufin addr;
14
   wire mibufin wdata;
15
   wire mibufin addr en;
16
   wire mibufin_wdata_en;
17
18 //Connection Wires
19 wire [15:0] mmi addr;
20 wire
              mmi write addr req;
21 wire [7:0] mmi_write_data;
22 wire
            mmi_write_data_req;
23 wire
               mmi_read_data_req;
24 wire
               mmi_ok_response;
   wire [7:0] mmi_read_data;
26 wire
               mmi req done;
```

```
27
   wire
                mmi_force_req;
28
29 bufif1 b addr(to addr bus, mibufin addr, mibufin addr en);
30 bufif1 b wdata(to wdata bus, mibufin wdata, mibufin wdata en);
32 //Master1 core instantiation
33 master1 core mc1(
                                       (clk),
34
        .clk
35
        .reset
                                       (reset),
        .addr to mi
                                       (mmi addr),
        .write_addr_req_to_mi
                                       (mmi_write_addr_req),
        .write data to mi
                                       (mmi write data),
38
        .write data req to mi
                                       (mmi write data req),
40
        .read_data_req_to_mi
                                       (mmi_read_data_req),
                                      (mmi ok_response),
41
        .ok_response_from_mi
42
        .read data from mi
                                      (mmi_read_data),
43
        .req done from mi
                                       (mmi req done),
44
        .force_req_to_mi
                                      (mmi force req)
45 );
46
47
   //Master Interface instantiation for master1
48
   master interface mil(
49
        .clk
                                       (clk),
        .reset
                                       (reset),
51
        .addr
                                       (mibufin addr),
52
        .wdata
                                       (mibufin wdata)
53
        .rdata
                                       (from rdata bus),
54
                                       (from_response_bus),
        .response
55
        .bus_req
                                           (to_arb_req_bus),
56
                                       (from arb grant),
        .grant
57
        .util
                                       (to_arb_bus_util),
58
59
        .addr from master
                                       (mmi addr),
60
        .write addr req from master (mmi write addr req),
        .notify_ok_response_to_master(mmi_ok_response),
61
62
        .write_data_from_master
                                      (mmi_write_data),
63
        .read_data_to_master
                                       (mmi_read_data),
64
        .write_data_req_from_master
                                      (mmi_write_data_req),
65
                                      (mmi_read_data_req),
        .read data req from master
                                       (mmi_req_done),
66
        .req done to master
                                       (mmi force req),
67
        .force req from master
68
69
        .addr_en
                                       (mibufin_addr_en),
        .wdata en
                                       (mibufin_wdata_en)
71
   );
72
    endmodule
```

9.4 APPENDIX D

Master1 core module which executes a sequence of READ, WRITE operations (master1_core.v)

```
module master1_core (
input clk,
input reset,

//connections with the ports of master interface to the the master side
//NOTE : mi - master interface
output reg [15:0]addr_to_mi,
output reg write_addr_req_to_mi = 0,
output reg [7:0]write_data_to_mi,
```

```
output reg write data req to mi = 0,
       output reg read_data_req_to_mi = 0,
12
       output reg force req to mi = 0,
       input ok response from mi,
14
       input [7:0] read data from mi,
1.5
       input req done from mi
16 );
   //Address Parameters
19 parameter STARTBIT = 1'b1;
20 parameter SLAVE1 = 2'b01, SLAVE2 = 2'b10, SLAVE3 = 2'b11;
   parameter WRITE = 1'b1, READ = 1'b0;
23
24
25 | EXECUTION:
26 | Flow of execution of master 1 is a predefined set of read, write tasks and idle times.
27 | Flow starts from WRITE1 and ends with WRITE2 below, but we can customize any sequence.
28 |Below sequence has the following order,
29
30 |
             INITIAL IDLE -> WRITE1 -> READ1 -> IDLE1 -> WRIITE2 -> END
31
32
   |We can change parameters of those 4 tasks from below list of parameters.
33
34
   //Execution Sequence Parameters
36
   parameter INITIAL IDLE TIME = 8'd100;
37
38 parameter WRITE1 SLAVE
                            = SLAVE1;
39 parameter WRITE1 START ADDR = 12'd500;
40 parameter WRITE1 DATA = 8'd170;
41 parameter WRITE1 DATA INCR = 7;
42 parameter WRITE1 SIZE
                             = 4'd2;
43
44 parameter READ1_SLAVE
                             = SLAVE2;
45 parameter READ1_START_ADDR = 12'd400;
46 parameter READ1 SIZE
                              = 2'd2;
47
48 parameter IDLE1 CYCLES
                              = 8'd30;
49
50 parameter WRITE2 SLAVE
                             = SLAVE3;
51 parameter WRITE2 START ADDR = 12'd2000;
52 parameter WRITE2_DATA = 8'd180;
53 parameter WRITE2 DATA INCR = 7;
54 parameter WRITE2 SIZE
56
57
   //Registers Needed for the Execution Sequence
58 reg [5:0] state
                              = 5'd0;
59
60 reg [7:0] initial idle time = INITIAL IDLE TIME;
61
62 reg [11:0] write1 addr
                                = WRITE1 START ADDR;
   reg [7:0] write1_data
reg [3:0] write1_size
                              = WRITE1_DATA;
                               = WRITE1 SIZE;
64
65
66 reg [11:0] read1 addr
                               = READ1 START ADDR;
67 reg [3:0] read1_size
                                = READ1 SIZE;
68 reg [7:0] read1 data[1:0];
69
70 reg [7:0] idle1 cycles
                                = IDLE1 CYCLES;
71
72 reg [11:0] write2_addr
                                = WRITE2 START ADDR;
```

```
73 reg [7:0] write2_data = WRITE2_DATA;
74 reg [3:0] write2_size = WRITE2_SIZE;
75
76
78 -----
79 //STATES:
80 parameter INITIAL_IDLE
                                       = 0;
82 parameter WRITE1_UPDATE_ADDR
                                       = 1;
83 parameter WRITE1_ADDR_RQ
84 parameter WRITE1_OK_RES
                                        = 3;
85 parameter WRITE1_UPDATE_DATA
                                       = 4;
86 parameter WRITE1 DATA RQ
                                       = 5;
87 parameter WRITE1_RQ_DONE
                                       = 6;
89 parameter READ1 UPDATE ADDR
                                       = 7;
90 parameter READ1 ADDR RQ
                                       = 8;
91 parameter READ1_OK_RES
                                       = 9;
                                       = 10;
92 parameter READ1_DATA_RQ
93 parameter READ1_RQ_DONE
                                        = 11;
94
95 parameter IDLE1
                                        = 12;
96
97 parameter WRITE2_UPDATE_ADDR = 13;

98 parameter WRITE2_ADDR_RQ = 14;

99 parameter WRITE2_OK_RES = 15;
100 parameter WRITE2_UPDATE_DATA
                                    = 16;
101 parameter WRITE2 DATA RQ
                                       = 17;
102 parameter WRITE2 RQ DONE
                                        = 18;
104 parameter ALL DONE
                                        = 19;
105
106 //STATE MACHINE:
107 always@(posedge clk or negedge reset) begin
108 if(~reset)begin
      addr_to mi
109
                              <= 0:
        write_addr_req_to_mi <= 0;
write_data_to_mi <= 0;
write_data_req_to_mi <= 0;
read_data_req_to_mi <= 0;</pre>
110
111
112
113
          force_req_to_mi
114
                            <= 0;
115
                             <= 5'd0;
116
      state
117
118
119
120
122
123
124
125
126
127
      end
128
129
     else begin
130
         case (state)
131
132
              133
              INITIAL IDLE: begin
134
                  if(initial idle time > 0)
135
                      initial_idle_time <= initial_idle_time -1;</pre>
```

```
136
                     else
137
                         state <= WRITE1 UPDATE ADDR;</pre>
138
                 end
139
                 140
141
                 WRITE1 UPDATE ADDR: begin
142
                     if(write1_size == 0)begin
143
                         state <= READ1_UPDATE_ADDR;</pre>
144
                     end
145
                     else begin
146
                         force_req_to_mi <= 0;</pre>
147
                         write1 size <= write1_size-1;</pre>
148
                         addr to mi <= {STARTBIT, WRITE1 SLAVE, WRITE, write1 addr};
149
                         write1 addr <= write1 addr + 1;
150
                         state <= WRITE1_ADDR_RQ;</pre>
151
                     end
152
                 end
153
154
                 WRITE1 ADDR_RQ: begin
155
                     write_addr_req_to_mi <= 1;</pre>
156
                     state <= WRITE1_OK_RES;</pre>
157
                 end
158
159
                 WRITE1 OK RES: begin
160
                     if(ok response from mi == 1)begin
                         write addr req to mi <= 0;
161
162
                         state <= WRITE1 UPDATE DATA;
163
                     end
164
                 end
165
166
                 WRITE1 UPDATE DATA: begin
167
                     write data to mi <= write1 data;
168
                     write1 data <= write1 data + WRITE1 DATA INCR;</pre>
169
                     state <= WRITE1 DATA RQ;</pre>
170
                 end
171
172
                 WRITE1_DATA_RQ: begin
173
                     write_data_req_to_mi <= 1;</pre>
174
                     state <= WRITE1 RQ DONE;</pre>
175
                 end
176
                 WRITE1 RQ DONE: begin
                     if(req_done_from_mi == 1) begin
178
                         write_data_req_to_mi <= 0;</pre>
179
                         state <= WRITE1 UPDATE ADDR;</pre>
180
181
                          if(write1 size != 0)begin
182
                              force req to mi <= 1;
183
                         end
184
                     end
185
                 end
186
187
188
                 //############################ READ1 #############################
189
                 READ1 UPDATE ADDR: begin
190
                     if(read1_size == 0)begin
191
                          state <= IDLE1;</pre>
192
                     end
                     else begin
193
194
                         force req to mi <= 0;
195
                         read1 size <= read1 size-1;
196
                         addr to mi <= {STARTBIT, READ1 SLAVE, READ, read1 addr};</pre>
197
                         read1 addr <= read1 addr + 1;</pre>
198
                         state <= READ1_ADDR_RQ;</pre>
```

```
199
                    end
               end
201
202
               READ1 ADDR RQ: begin
                    write addr req to mi <= 1;
204
                    state <= READ1 OK RES;</pre>
205
                end
206
207
               READ1 OK RES: begin
                    if(ok_response_from_mi == 1)begin
209
                        write addr req to mi <= 0;
210
                        state <= READ1 DATA RQ;</pre>
211
                    end
212
               end
213
214
               READ1 DATA RQ: begin
215
                    read data req to mi <= 1;
216
                    state <= READ1 RQ DONE;</pre>
217
               end
218
219
               READ1_RQ_DONE: begin
220
                    if(req_done_from_mi == 1) begin
221
                        read_data_req_to_mi <= 0;</pre>
                        read1_data[read1_size] <= read_data_from_mi;</pre>
223
                        state <= READ1 UPDATE ADDR;</pre>
224
                        if(read1 size != 0)begin
226
                            force_req_to_mi <= 1;</pre>
227
                        end
228
                    end
229
               end
230
231
                233
                IDLE1: begin
234
                    if(idle1_cycles == 0) begin
235
                        state <= WRITE2 UPDATE ADDR;
236
                    end
237
                    idle1 cycles <= idle1 cycles -1;
238
                end
239
240
241
                242
               WRITE2 UPDATE ADDR: begin
243
                    if(write2 size == 0)begin
244
                        state <= ALL DONE;
245
                    end
246
                    else begin
247
                        force_req_to_mi <= 0;</pre>
248
                        write2_size <= write2_size-1;</pre>
249
                        addr_to_mi <= {STARTBIT, WRITE2_SLAVE, WRITE, write2_addr};</pre>
250
                        write2 addr <= write2 addr + 1;</pre>
251
                        state <= WRITE2 ADDR RQ;</pre>
                    end
253
               end
254
255
                WRITE2 ADDR_RQ: begin
256
                    write_addr_req_to_mi <= 1;</pre>
257
                    state <= WRITE2 OK RES;
258
259
               WRITE2 OK RES: begin
261
                    if(ok_response_from_mi == 1)begin
```

```
262
                        write addr req to mi <= 0;
263
                        state <= WRITE2 UPDATE DATA;
264
                    end
                end
265
266
267
               WRITE2 UPDATE DATA: begin
268
                    write data to mi <= write2 data;
269
                    write2_data <= write2_data + WRITE2_DATA_INCR;</pre>
                    state <= WRITE2_DATA_RQ;</pre>
273
               WRITE2_DATA_RQ: begin
274
                    write_data_req_to_mi <= 1;</pre>
275
                    state <= WRITE2 RQ DONE;
276
               end
277
               WRITE2 RQ DONE: begin
                    if(req done from mi == 1) begin
278
279
                        write data req to mi <= 0;
280
                        state <= WRITE2 UPDATE ADDR;</pre>
281
282
                        if(write2_size != 0)begin
283
                            force_req_to_mi <= 1;</pre>
284
                        end
285
                    end
286
                end
287
288
289
               290
               ALL DONE: begin
291
                    state <= ALL DONE;</pre>
292
293
294
            endcase
295
       end
296
297 end
298
299
300 endmodule
```

9.5 APPENDIX E

Master2 top module connecting master2 core module and master interface together(master2.v)

```
module master2(
   input
              clk,
   input
               reset,
   input
               from arb grant,
               to_arb_req_bus,
   output
               to arb bus util,
   output
   output tri to addr bus,
   output tri to_wdata_bus,
9
   input
               from rdata bus,
10 input [1:0] from response bus
11 );
13 wire mibufin addr;
14 wire mibufin_wdata;
15 wire mibufin_addr_en;
16 wire mibufin_wdata_en;
```

```
18 //Connection Wires
19 wire [15:0] mmi addr;
20 wire
                mmi write addr req;
21 wire
         [7:0] mmi write data;
22 wire
                mmi write data req;
                mmi_read_data_req;
23 wire
24
   wire
                mmi_ok_response;
   wire
         [7:0] mmi_read_data;
26
   wire
                mmi_req_done;
   wire
                mmi force req;
28
29
   bufif1 b addr(to addr bus, mibufin addr, mibufin addr en);
30 bufif1 b_wdata(to_wdata_bus, mibufin_wdata, mibufin_wdata_en);
31
32
   //Master2 core instantiation
33 master2 core mc2(
34
       .clk
                                      (clk),
        .reset
                                      (reset),
36
        .addr to mi
                                      (mmi addr),
37
        .write_addr_req_to_mi
                                      (mmi_write_addr_req),
38
        .write_data_to_mi
                                      (mmi_write_data),
39
        .write_data_req_to_mi
                                      (mmi_write_data_req),
40
        .read_data_req_to_mi
                                      (mmi_read_data_req),
41
        .ok response from mi
                                      (mmi_ok_response),
42
        .read data from mi
                                      (mmi_read_data),
43
        .req done from mi
                                      (mmi req done),
                                      (mmi_force_req)
44
        .force req to mi
45 );
46
47
   //Master Interface instantiation for master2
48 master interface mi2(
49
        .clk
                                      (clk),
        .reset
                                      (reset),
        .addr
51
                                      (mibufin addr),
        .wdata
                                      (mibufin_wdata),
53
        .rdata
                                      (from_rdata_bus),
54
        .response
                                      (from_response_bus),
55
        .bus req
                                          (to_arb_req_bus),
56
        .grant
                                      (from arb grant),
57
        .util
                                      (to_arb_bus_util),
58
59
                                      (mmi_addr),
        .addr_from_master
60
        .write_addr_req_from_master
                                      (mmi_write_addr_req),
61
        .notify_ok_response_to_master(mmi_ok_response),
        .write data from master
                                      (mmi write data),
62
63
        .read data to master
                                      (mmi read data),
64
        .write data req from master
                                      (mmi write data req),
65
        .read_data_req_from_master
                                      (mmi_read_data_req),
66
        .req_done_to_master
                                      (mmi_req_done),
67
        .force_req_from_master
                                      (mmi_force_req),
68
69
        .addr en
                                      (mibufin_addr_en),
        .wdata en
                                      (mibufin wdata en)
71
   );
    endmodule
```

9.6 APPENDIX F

Master2 core module which executes a sequence of READ, WRITE operations (master2_core.v)

```
module master2 core (
       input clk,
3
       input reset,
       //connections with the ports of master interface to the the master side
       //NOTE : mi - master interface
       output reg [15:0] addr to mi,
8
       output reg write addr req to mi = 0,
9
       output reg [7:0]write_data_to_mi,
10
       output reg write_data_req_to_mi = 0,
       output reg read_data_req_to_mi = 0,
11
       output reg force req to mi = 0,
13
       input ok response from mi,
14
       input [7:0] read data from mi,
15
       input req done from mi
16 );
17
18  //Address Parameters
19 parameter STARTBIT = 1'b1;
20 parameter SLAVE1 = 2'b01, SLAVE2 = 2'b10, SLAVE3 = 2'b11;
21 parameter WRITE = 1'b1, READ = 1'b0;
23
24 | ------
25 | EXECUTION:
26 | Flow of execution of master 2 is a predefined set of read, write tasks and idle times.
27 | Flow starts from WRITE1 and ends with WRITE2 below, but we can customize any sequence.
28 |Below sequence has the following order,
29
30 |
             INITIAL IDLE -> WRITE1 -> READ1 -> IDLE1 -> WRITE2 -> END
31 |
32 | We can change parameters of those 4 tasks from below list of parameters.
33 |
   //Execution Sequence Parameters
36 parameter INITIAL IDLE TIME = 8'd10;
38 parameter WRITE1 SLAVE
                             = SLAVE1;
39 parameter WRITE1 START ADDR = 12'd400;
40 parameter WRITE1 DATA = 8'd170;
41 parameter WRITE1 DATA INCR = 15;
42 parameter WRITE1 SIZE
                            = 4'd2;
43
                          = SLAVE1;
44 parameter READ1 SLAVE
45 parameter READ1_START_ADDR = 12'd400;
46 parameter READ1_SIZE
                          = 2'd2;
47
48 parameter IDLE1 CYCLES = 8'd110;
50 parameter WRITE2 SLAVE = SLAVE2;
   parameter WRITE2 START ADDR = 12'd1000;
51
   parameter WRITE2 DATA = 8'd145;
53
   parameter WRITE2 DATA INCR = 5;
54 parameter WRITE2 SIZE
                          = 4'd8:
55
56
57 //Registers Needed for the Execution Sequence
58 reg [5:0] state
                                = 5'd0;
```

```
60 reg [7:0] initial idle time = INITIAL IDLE TIME;
61
62 reg [11:0] writel_addr = WRITE1_START_ADDR;
63 reg [7:0] writel_data = WRITE1_DATA;
64 reg [3:0] writel_size
                               = WRITE1_SIZE;
64 reg [3:0] write1 size
65
66 reg [11:0] read1_addr = READ1_START_ADDR;
67 reg [3:0] read1_size = READ1_SIZE;
68 reg [7:0] read1 data[1:0];
69
70 reg [7:0] idle1_cycles
                               = IDLE1 CYCLES;
71
72 reg [11:0] write2_addr = WRITE2_START_ADDR;
73 reg [7:0] write2_data = WRITE2_DATA;
74 reg [3:0] write2 size
                               = WRITE2 SIZE;
75
76
78 -----*/
79 //STATES:
80 parameter INITIAL IDLE
                                        = 0;
82 parameter WRITE1_UPDATE_ADDR
83 parameter WRITE1_ADDR_RQ
84 parameter WRITE1_OK_RES
85 parameter WRITE1_UPDATE_DATA
                                      = 1;
                                          = 2;
                                          = 3;
                                        = 4;
86 parameter WRITE1_DATA_RQ
                                          = 5;
87 parameter WRITE1 RQ DONE
                                          = 6;
                                       = 7;
89 parameter READ1 UPDATE ADDR
90 parameter READ1 ADDR RQ
                                         = 8;
91 parameter READ1 OK RES
                                        = 9;
92 parameter READ1 DATA RQ
                                         = 10;
93 parameter READ1 RQ DONE
                                          = 11;
94
95 parameter IDLE1
                                          = 12;
96
97  parameter WRITE2_UPDATE_ADDR
98  parameter WRITE2_ADDR_RQ
                                          = 13;
99 parameter WRITE2 OK RES
                                          = 15;
                                        = 16;
100 parameter WRITE2_UPDATE_DATA
                                         = 17;
101 parameter WRITE2 DATA RQ
102 parameter WRITE2 RQ DONE
                                         = 18;
104 parameter ALL DONE
                                          = 19;
105
106 //STATE MACHINE:
107 always@(posedge clk or negedge reset) begin
108
    if(~reset)begin
109
        addr_to_mi
                               <= 0;
110
          write_addr_req_to_mi <= 0;</pre>
          write_data_to_mi <= 0;
111
          write_data_req_to_mi <= 0;
read_data_req_to_mi <= 0;</pre>
113
114
          force_req_to_mi
                               <= 0;
115
         116
117
         119
          read1_addr
121
```

```
122
            read1_size
                                 <= READ1 SIZE;
123
                                  <= IDLE1 CYCLES;
            idle1 cycles
124
            write2 addr
                                 <= WRITE2 START ADDR;
            write2 data
                                 <= WRITE2 DATA;
126
            write2 size
                                 <= WRITE2 SIZE;
        end
128
129
       else begin
            case (state)
132
                //####################### INITIAL IDLE TIME #####################
133
                INITIAL IDLE: begin
134
                    if(initial idle time > 0)
135
                         initial_idle_time <= initial_idle_time -1;</pre>
136
137
                         state <= WRITE1 UPDATE ADDR;</pre>
138
                end
139
                140
141
                WRITE1 UPDATE ADDR: begin
142
                    if(write1_size == 0)begin
143
                         state <= READ1_UPDATE_ADDR;</pre>
144
                    end
145
                    else begin
146
                         force req to mi <= 0;
147
                        write1 size <= write1 size-1;
                        addr_to_mi <= {STARTBIT, WRITE1_SLAVE, WRITE, write1 addr};</pre>
148
149
                        write1_addr <= write1_addr + 1;</pre>
150
                        state <= WRITE1 ADDR RQ;
151
                    end
                end
152
153
154
                WRITE1 ADDR RQ: begin
155
                    write addr req to mi <= 1;
156
                    state <= WRITE1 OK RES;</pre>
157
                end
158
159
                WRITE1 OK RES: begin
160
                    if(ok_response_from_mi == 1)begin
                        write addr req to mi <= 0;
161
                         state <= WRITE1 UPDATE DATA;
162
163
                    end
164
                end
165
166
                WRITE1 UPDATE DATA: begin
167
                    write data to mi <= write1 data;
168
                    write1 data <= write1 data + WRITE1 DATA INCR;
169
                    state <= WRITE1_DATA_RQ;</pre>
170
                end
171
172
                WRITE1 DATA RQ: begin
173
                    write_data_req_to_mi <= 1;</pre>
174
                    state <= WRITE1 RQ DONE;</pre>
175
                end
176
                WRITE1_RQ_DONE: begin
                    if(req_done_from_mi == 1) begin
178
                         write_data_req_to_mi <= 0;</pre>
179
                         state <= WRITE1_UPDATE_ADDR;</pre>
181
                         if(write1 size != 0)begin
182
                             force req to mi <= 1;
183
                         end
184
                    end
```

```
185
              end
186
187
               188
189
              READ1 UPDATE ADDR: begin
190
                  if(read1_size == 0)begin
191
                      state <= IDLE1;
192
                  end
193
                  else begin
                      force_req_to_mi <= 0;</pre>
194
195
                      read1 size <= read1 size-1;</pre>
196
                      addr to mi <= {STARTBIT, READ1 SLAVE, READ, read1 addr};
197
                      read1 addr <= read1 addr + 1;
198
                      state <= READ1_ADDR_RQ;
199
                  end
200
              end
201
202
              READ1 ADDR RQ: begin
203
                  write addr req to mi <= 1;
204
                  state <= READ1 OK RES;</pre>
205
              end
206
207
              READ1 OK RES: begin
208
                  if(ok_response_from_mi == 1)begin
209
                      write addr req to mi <= 0;
210
                      state <= READ1 DATA RQ;
                  end
212
              end
213
               READ1 DATA RQ: begin
214
215
                  read data req to mi <= 1;
216
                  state <= READ1 RQ DONE;
217
              end
218
219
              READ1 RQ DONE: begin
220
                  if(req_done_from_mi == 1) begin
                      read_data_req_to_mi <= 0;</pre>
221
                      read1_data[read1_size] <= read_data_from_mi;</pre>
223
                      state <= READ1 UPDATE ADDR;</pre>
224
225
                      if(read1 size != 0)begin
226
                          force_req_to_mi <= 1;</pre>
227
                      end
228
                  end
229
              end
230
               232
233
               IDLE1: begin
234
                  if(idle1_cycles == 0) begin
235
                      state <= WRITE2 UPDATE ADDR;</pre>
236
237
                  idle1 cycles <= idle1 cycles -1;
238
               end
239
240
              241
242
              WRITE2 UPDATE ADDR: begin
243
                  if(write2 size == 0)begin
244
                      state <= ALL DONE;
245
                  end
246
                  else begin
247
                      force_req_to_mi <= 0;</pre>
```

```
248
                         write2 size <= write2 size-1;</pre>
249
                         addr to mi <= {STARTBIT, WRITE2 SLAVE, WRITE, write2 addr};
250
                         write2 addr <= write2 addr + 1;</pre>
                         state <= WRITE2 ADDR RQ;</pre>
252
                     end
253
                end
254
                WRITE2 ADDR_RQ: begin
255
256
                     write_addr_req_to_mi <= 1;</pre>
                     state <= WRITE2 OK RES;</pre>
258
                 end
259
260
                WRITE2 OK RES: begin
261
                     if(ok_response_from_mi == 1)begin
262
                         write_addr_req_to_mi <= 0;</pre>
263
                         state <= WRITE2 UPDATE DATA;
264
                     end
265
                 end
266
267
                WRITE2 UPDATE DATA: begin
268
                     write_data_to_mi <= write2_data;</pre>
269
                     write2_data <= write2_data + WRITE2_DATA_INCR;</pre>
270
                     state <= WRITE2_DATA_RQ;</pre>
272
273
                WRITE2 DATA RQ: begin
274
                     write_data_req_to_mi <= 1;</pre>
275
                     state <= WRITE2_RQ_DONE;</pre>
276
                end
277
                WRITE2 RQ DONE: begin
278
                     if(req done from mi == 1) begin
279
                         write data req to mi <= 0;
280
                         state <= WRITE2 UPDATE ADDR;</pre>
281
282
                         if(write2_size != 0)begin
283
                             force_req_to_mi <= 1;</pre>
284
                         end
285
                     end
286
                end
287
288
289
                 290
                ALL_DONE: begin
291
                     state <= ALL_DONE;</pre>
292
293
294
            endcase
295
        end
296
297 end
298
299 endmodule
```

9.7 APPENDIX G

Master interface module (master interface.v)

```
module master interface(clk,
2
                    reset,
3
                    addr,
                    wdata,
5
                    rdata,
                    response,
                    bus req,
8
                    grant,
9
                   util,
10
11
                   addr from master,
                   write addr req from master,
13
                   notify ok response to master,
14
                   write data from master,
15
                   read data to master,
16
                   write data req from master,
17
                   read_data_req_from_master,
18
                    req_done_to_master,
                    force_req_from_master,
20
21
                    addr en,
                    wdata en
23
   //INPUTS &OUTPUTS:
25
   // from and to the design
26 input clk;
                          // clock signal
27 input reset;
                           // reset signal
                          //address bus
28 output addr;
29 output wdata;
                          // data write bus
                          // data read bus
30 input rdata;
31 input [1:0] response; // response bus from slave
32 output reg bus_req = 0; // request to arbiter
33 input grant;
                           // grant permission from arbiter
34 output reg util = 0;
                           // utilized flag of master
   output reg addr en = 0; // enable tristate buffer to addr bus
   output reg wdata en= 0; // enable tristate buffer to wdata bus
36
37
38
   //from master module
39
   input [15:0] addr_from_master; //address to write to addr bus
40 input write addr req from master;// address write request
41  output reg notify_ok_response_to_master = 0;
42 input [7:0] write data from master;
                                          // data to WDATA bus
43 output reg [7:0] read data to master =0;// data from RDATA bus
                                        // data write command
44 input write_data_req_from_master;
45 input read_data_req_from_master;
                                           // data read command
46   output reg req_done_to_master = 0;
47
   input force_req_from_master;
48
49
   // states of state machine
   parameter IDLE
                           = 4'b0000;
                          = 4'b0001;
   parameter REQUEST BUS
51
                          = 4'b0010;
   parameter SENDADDRESS
                           = 4'b0011;
53
   parameter READDATA
54 parameter WRITEDATA
                           = 4'b0100;
55 parameter SPLIT
                           = 4'b0101;
56 parameter WAIT FOR SPLIT= 4'b0110;
57 parameter CHECK NEXT
                         = 4'b0111;
58 parameter CHECK NEXT2
                           = 4'b1000;
```

```
59
   //responses from slave
61
   parameter OK = 2'b10, BUSY = 2'b01, DONE = 2'b11, NCK = 2'b00;
62
63
   //internal registers
64 reg [3:0] state
                                  = IDLE;
65 reg [1:0] burst check cycles = 2;
66 reg [15:0] serial_slave_address;
   reg [7:0] serial_slave_data;
69
   //send values to address and data buses
70 assign addr = serial_slave_address[15];
71  assign wdata = serial_slave_data[7];
72
73
   //STATE MACHINE:
74 always @(posedge clk or negedge reset)
75 begin
76
        if(~reset) // reseting signals and registers
77
        begin
78
                                  <= IDLE;
            state
79
                                  <= 0;
            bus_req
80
            util
                                   <= 0;
81
            addr en
                                   <= 0;
                                  <= 0;
82
            wdata en
83
            notify_ok_response_to_master <= 0;</pre>
            read data to master <= 0;
84
85
            req done to master <= 0;
86
            serial_slave_address <= 0;</pre>
                                 <= 0;
87
            serial slave data
88
            burst_check_cycles
                                  <= 2;
89
        end
90
        else begin
91
            case (state)
92
                IDLE:begin // idle state
93
                     util <= 0;
94
                     addr_en <= 0;
95
                     wdata_en <= 0;
96
                     notify_ok_response_to_master <= 0;</pre>
97
                     read_data_to_master <= 0;</pre>
98
                     serial_slave_address <= 0;</pre>
                     serial slave data
99
                                        <= 0;
                     burst_check_cycles <= 2;</pre>
100
101
                     /*check for a request from master core to write an address*/
102
                     if(write addr req from master) begin
                         state <= REQUEST_BUS;//go to next state if req received</pre>
103
104
                         req done to master <= 1'b0;
105
                     end
106
                end
107
108
                REQUEST_BUS:begin //requesting bus from arbiter
                     bus_req <= 1'b1;
109
110
                     serial_slave_address <= addr_from_master;</pre>
111
                     notify_ok_response_to_master <= 1'b1;</pre>
                     if (grant) begin //if granted, go to next state
112
113
                         state <= SENDADDRESS;</pre>
114
                         addr en <= 1;
115
                         wdata en <= 1;
116
                         util <= 1; //make utilized flag high
                         bus_req <= 0;
117
118
                     end
119
                     else begin
                                   //else wait in the same state
                         state <= REQUEST BUS;</pre>
121
                     end
```

```
122
                 end
124
                 SENDADDRESS:begin // sending address
                     notify ok response to master <= 1'b0;
126
                     //check for OK response from slave
128
                     if(write data req from master && response == OK)
129
                     begin
130
                         state <= WRITEDATA; // go to write data state</pre>
131
                          serial slave data <= write data from master;</pre>
132
                     end
133
                     else if (read data req from master && response == OK) begin
134
                          state <= READDATA; // go to read data state</pre>
135
                     end
                     else if(response == BUSY) begin //if slave BUSY
136
137
                                  <= WAIT FOR SPLIT; //go to split state
                          serial slave data <= write data from master;</pre>
138
139
                         util <= 1'b0; //release bus utilization
140
                          addr en \leq 0;
141
                         wdata en <= 0;
142
                     end
143
                     else begin
144
                          state <= SENDADDRESS;</pre>
145
                           //send the address serially
146
                          serial slave address[15:0] <= {serial slave address[14:0],1'b0};</pre>
147
                     end
148
                 end
149
150
                 READDATA: begin //read data state
151
                     if(response == DONE) begin //if slave completed sending data
152
                          state <= CHECK NEXT;</pre>
153
                          req done to master <= 1;//notify master core about completion</pre>
154
                     end
                     else begin
156
                         state <= READDATA;</pre>
157
                          //read data from data bus serially
158
                         read_data_to_master[7:0] <= {read_data_to_master[6:0],rdata};</pre>
159
                     end
                 end
161
162
                 WRITEDATA:begin //write data state
163
                     if(response == DONE) begin //if slave responds completion
164
                          state <= CHECK_NEXT;</pre>
                          req_done_to_master <= 1;//notify master core about completion</pre>
165
166
                     end
167
                     else begin
168
                          state <= WRITEDATA;</pre>
169
                          //write data to data bus serially
170
                          serial_slave_data[7:0] <= {serial_slave_data[6:0],1'b0};</pre>
171
                     end
172
173
174
                 WAIT FOR SPLIT: begin //intermediate state to pass 1 clk cycle
175
                     state <= SPLIT;</pre>
                 end
178
179
                 SPLIT:begin //split transaction state
                     if(grant)begin //once grant is given back
181
                         util <= 1'b1; //make the util line high
182
                         addr en \leq 1;
183
                          wdata en <= 1;
184
                     end
```

```
//if OK response received and having a WRITE req, go to write state
185
186
                      if(write data req from master && response == OK && grant) begin
187
                          state <= WRITEDATA;</pre>
                      end
189
                      //if OK response received and having a READ req, go to read state
190
                      else if (read data req from master && response == OK && grant) begin
191
                          state <= READDATA;</pre>
192
                      end
193
                      else begin
194
                          state <= SPLIT;</pre>
195
                      end
196
                 end
197
198
                 CHECK NEXT: begin
199
                      state <= CHECK NEXT2;</pre>
200
                      if(force req from master == 1)begin
                          bus_req <= 1;</pre>
201
202
                      end
203
                 end
204
205
                 CHECK_NEXT2: begin
206
                      state <= IDLE;</pre>
207
                      if(force_req_from_master == 1)begin
                          bus req <= 1;
209
                      end
210
                 end
211
212
             endcase
213
        end
214 end
215 endmodule
```

9.8 APPENDIX H

Slave top module connecting slave interface with a 4K RAM module (slave_top.v)

```
module slave_top(
       input wire clock50,
4
       input wire reset,
5
       input wire address bus,
6
       input wire w data bus,
7
       output tri r_data_bus,
       output tri [1:0] response_bus,
9
       output wire [1:0] split request,
10
       input wire [1:0] granted master,
11
       input wire [1:0] slave address
   );
   //----/WIRES----//
14
   wire [7:0]q;
15
   wire [11:0] ram address;
16
   wire [7:0]ram data;
   wire wr en;
18 wire
               sibufin r data bus;
19 wire [1:0] sibufin response bus;
20 wire
               sibufin en;
   //----Trisate Buffers for RDATA, RESPONSE bus----//
23 bufif1 buf_r_data_bus(r_data_bus, sibufin_r_data_bus, sibufin_en);
           buf_response_bus1(response_bus[1], sibufin_response_bus[1], sibufin_en);
25 bufif1 buf_response_bus((response_bus[0], sibufin_response_bus[0], sibufin_en);
```

```
26
   //----SLAVE INTERFACE INSTANTIATION----//
28 slave interface SLAVE (
29
      .clk
                            (clock50),
       .reset
                            (reset),
      .addr
                           (address bus),
      .w data
                           (w data bus),
      .r_data
                           (sibufin_r_data_bus),
34
      .response
                           (sibufin_response_bus),
       .split request
                           (split_request),
36
       .slave address
                           (slave address),
37
       .granted master
                            (granted master),
38
                            (q),
39
       .ram_address
                            (ram_address),
40
       .ram data
                           (ram_data),
41
       .wr en
                            (wr en),
42
       .slave en
                           (sibufin en)
43 );
44
45 //----RAM INSTANCE----//
46 syncRAM RAM_BASIC(
    .dataOut
47
                            (q),
                           (ram data),
48
       .dataIn
49
       .Clk
                           (clock50),
       .Addr
                           (ram address),
51
        .Wr en
                           (wr en),
        .reset
                           (reset)
53 );
54 endmodule
```

9.9 APPENDIX I

Slave interface with address decoder (slave interface.v)

```
module slave interface(
2
3
       input wire clk,
                          //system clock input
       input wire reset, //active low reset
5
       input wire addr,
                          //address bus
6
       input wire w data, //write data bus
7
       output wire r_data, //read data bus
8
                                //response bus
       output [1:0] response,
       output [1:0] split_request, //request split transaction
9
10
       input [1:0] granted_master, //indicates the active master on the bus
11
       input wire [1:0]slave_address, //sets the device address of the slave
12
       output reg slave en, // enable signal for tri-state buffers
13
14
       //----for ram----//
1.5
       input wire [7:0]q, // output data from the ram
       output [11:0]ram address, //address input of the ram
16
17
       output [7:0]ram_data, // data input to the ram
18
       output wr en
19 );
20
   //----PARAMETERS----//
21 //---STATES---//
                                  = 4'b0000;
22 parameter AWATING GRANT
                                  =4'b0001;
23 parameter START BIT
24 parameter GET_ADDR = 4'b0010;
25 parameter SEND_RESPONSE_ADDRESS = 4'b0011 ;
26 parameter GET DATA = 4'b0100 ;
   parameter SEND DATA = 4'b0101 ;
```

```
28 parameter SEND RESPONSE DATA = 4'b0110 ;
29 parameter SPLIT =4'b0111;
30 parameter WAIT BEFORE GET DATA =4'b1000;
31 //---RESPONSES---//
32 parameter RESP NAK =2'b00;
33 parameter RESP BUSY=2'b01;
34 parameter RESP_OK =2'b10;
35 parameter RESP_DONE=2'b11;
   //-----//
38 reg [3:0] state
                     = START BIT;
39
40 reg [15:0]r addr
                            =0;
                           =0;
41 reg [7:0]r_data_in
42 reg r_data_out
                           =0;
43 reg [1:0]r response
                           =0;
44 reg [1:0]r split
                           =0;
45 reg [4:0] addr count
                            =0;
46 reg [3:0]data count
                            =0;
47 reg wr_en_bit
                            =0;
48 reg [15:0]split_adress =0;
49 reg [1:0]split_master =0;
50 reg [1:0]r_split_request=0;
51
   reg [3:0]busy count
52
53
   //-----STATE MACHINE----//
54
55
56 always @ (posedge clk or negedge reset) begin
57
       // This is a active low asynchronous reset.
58
        // This will reset all the registers to their defaulst state.
59
        if (~reset) begin
60
           state <= START BIT;</pre>
61
           wr en bit<=0;
62
           r addr <= 0;
63
           r_data_in<=0;
           r_data_out<=0;
64
           r_response<=RESP NAK;
65
66
            r_split<=0;
67
            addr count <= 0;
68
            data count <= 0;
69
           busy_count <= 5;
            slave_en <=0;</pre>
71
            split adress <= 0;
72
            split master <= 0;</pre>
73
            r split request <= 0;
74
        end else begin
75
76
        case (state)
77
        // This is the default state of the module
78
        // This states ideentifies the start bit of the address
79
            START BIT: begin
80
                slave en \leftarrow 0;
81
                if (addr==1) begin
                    state <= GET_ADDR;</pre>
82
83
                    addr_count<=14;</pre>
84
                    wr en bit<=0;
85
                    r addr <= 0;
86
                    r data in<=0;
87
                    r data out<=0;
88
                end
89
                else
90
                    state <= START_BIT;</pre>
```

```
91
92
                  addr count <= 15;
93
                  r response <= RESP NAK;
94
             end
95
         //Capturs the 15-bit address which follows the start bit
96
             GET ADDR: begin
97
98
                  if (addr count>1) begin
99
                      r_addr[15:0] <= {r_addr[14:0],addr};</pre>
                      addr count <= addr count -1;
101
                      state <= GET ADDR;</pre>
102
                  end else begin
103
                      r addr[15:0] <= {r addr[14:0],addr};</pre>
104
                      state <= SEND_RESPONSE_ADDRESS;</pre>
105
                  end
106
                 wr en bit<=0;
107
                  r response <= RESP NAK;
108
             end
109
110
         //decode the slave address and the type of transaction (mem r/w)
111
         //and send the appropriate response to the master.
112
             SEND RESPONSE ADDRESS: begin
114
                  if (r addr[14:13] == slave address) begin //check for slave address
115
                      slave en \leftarrow 1;
116
117
                      if(busy count == 0)begin
118
                           if (r_addr[12]==1) begin // do this for mem write
                               state<= WAIT_BEFORE_GET_DATA;</pre>
119
120
                               r response<=RESP OK;
121
                               data count <= 8;
                           end
123
                           else begin
                                                       // do this for mem read
124
                               state<= SEND DATA;</pre>
                               r response <= RESP OK;
126
                               data_count<=7;</pre>
127
                           end
128
                      end
129
                      else begin
130
                           r response <= RESP BUSY; // send BUSY response
131
                           split adress<= r addr;
132
                           split master<= granted master;
133
                           state <= SPLIT;
134
                      end
135
                  end
136
                  else begin
137
                      state<=START BIT;</pre>
138
                  end
139
             end
140
141
         // capturs the 8bit data which is to be written to the ram
142
             GET DATA: begin
143
                if (data count>1) begin
144
                  r data in[7:0] \leftarrow \{r \text{ data } in[6:0], w \text{ data}\};
145
                  data_count<=data_count-1;</pre>
                  state<=GET DATA;
146
147
                end else begin
148
                  r_data_in[7:0] <= {r_data_in[6:0], w_data};</pre>
149
                 state <= SEND RESPONSE DATA;</pre>
150
                 wr en bit<=1;
151
                end
152
                r response<=RESP NAK;
153
             end
```

```
154
155
        // send the data from the ram to the master
156
             SEND DATA: begin
157
                 if (data count>0) begin
158
                 r data out <= q[data count];
159
                 data count <= data count -1;
160
                 state<=SEND DATA;</pre>
161
                end else begin
162
                 r_data_out<= q[data_count];</pre>
163
                 state <= SEND RESPONSE DATA;</pre>
164
                 wr en bit<=0;
165
                 end
166
                 r response <= RESP NAK;
167
             end
168
        // send the DONE sesponse to the master which indicates
169
        // a successfull data transfer.
170
              SEND RESPONSE DATA: begin
171
                 wr en bit<=0;
172
                 r_response<=RESP DONE;</pre>
173
                 state <=START BIT;</pre>
174
             end
175
        // comes here after sending a BUSY response
176
        // waits until the slave is ready.
             SPLIT: begin
178
                 slave en <= 0;</pre>
179
                 if (busy count != 0) begin
180
                     busy count <= busy count -1;
181
                 end
182
                 else begin
183
                     r split request<=split master;</pre>
184
                     state <= AWATING GRANT;</pre>
185
                 end
186
             end
187
188
        // after requesting a split transaction wait here until the
189
        // arbiter grants permission
             AWATING_GRANT: begin
190
191
                 if (granted master==split master) begin
192
                     r addr<=split adress;
193
                     state<= SEND RESPONSE ADDRESS;</pre>
194
                     r split request <= 0;
195
                 end else begin
196
                     state <= AWATING_GRANT;</pre>
197
                 end
198
             end
199
        // wait one clock cycle before capture data
             WAIT BEFORE GET DATA: begin
201
                 state<=GET_DATA;</pre>
             end
203
        endcase // state
204
205
        end
207 end
208 assign response = r_response;
209 assign ram_address = r_addr[11:0];
210 assign ram_data = r_data_in;
211 assign wr_en =wr_en_bit;
212 assign r data=r data out;
213 assign split request=r split request;
214 endmodule
```

9.10 APPENDIX J

RAM module connected to slave interface (**syncRAM.v**)

```
module syncRAM ( dataIn,
2
                    dataOut,
3
                    Addr,
                    Wr en,
5
                    Clk,
                    reset
   );
8
10 // parameters for the width
11 parameter ADR = 12;
12 parameter DAT
                    = 8;
13 parameter DPTH = 4096;
14
15
   //ports
16 input
               [DAT-1:0] dataIn;
17
   output reg [DAT-1:0]
                          dataOut;
18
   input
               [ADR-1:0]
                          Addr;
   input
                           Wr en, Clk, reset;
   //internal variables
   integer i;
23
   reg [DAT-1:0] SRAM [DPTH-1:0];
24
25
   always @ (posedge Clk or negedge reset)
26 begin
27
     if(~reset)begin
28
          for (i=0; i<DPTH; i=i+1) SRAM[i] <= 0;</pre>
29
      end
      else begin
          if (Wr en == 1'b1 ) begin
           SRAM [Addr] <= dataIn;</pre>
32
          end
          else begin
36
           dataOut <= SRAM [Addr];</pre>
37
          end
38
      end
39 end
40
41 endmodule
```

9.11 APPENDIX K


Arbiter code (arbiter.v)

```
11
        //GMASTER signals in format:[s1<-m1,s1<-m2,s2<-m1,s2<-m2,s3<-m1,s3<-m2]
13
        output reg [5:0]notify granted master to slave
14
   );
15
16
   wire [1:0]current requests;//[m1 requested?, m2 requested?]
17
18
    /*either get responses from masters or get request from slaves waiting in
   the split states to grant permission for corresponding master*/
19
   assign current requests[1] = req from master[1] || split req from slave[5]
21
                         || split_req_from_slave[3] || split_req_from_slave[1];
   assign current requests[0] = req from master[0] || split req from slave[4]
23
                         || split_req_from_slave[2] || split_req_from_slave[0];
24
   // initially no master is granted. no master is notified to slave
26
   initial begin
27
        grant to master
                                        <= 2'b00;
28
        notify granted master to slave <= 6'b0000000;
29
   end
31
   always @(posedge clk or negedge reset) begin
        //asynchronous reset
        if(~reset)begin
34
            //reset to no grants and no granted notifications
35
            grant to master
                                            <= 2'b00;
36
            notify granted master to slave <= 6'b0000000;
37
        end
38
39
        //bus requests are checked and granted only when bus is not utilized
40
        else if(bus utilization == 2'b00) begin
            case(current_requests) //process the requests from masters and slaves
41
42
                                   //no requests
                2'b00:begin
43
                    grant to master
                                                     \leq 2'b00;
                    notify_granted_master_to_slave <= 6'b0000000;</pre>
44
45
                    end
                2'b10:begin
46
                                   //request to grant master 1
47
                    //grant master 1
48
                    grant to master
                                                     <= 2'b10;
49
                    //notify 3 slaves that master 1 is granted
                    notify granted master to slave <= 6'b101010;
51
                    end
52
                2'b01:begin
                                   //request to grant master 2
53
                    //grant master 2
54
                    grant to master
                                                     <= 2'b01;
55
                    //notify 3 slaves that master 2 is granted
56
                    notify granted master to slave <= 6'b010101;
57
58
                //high priority goes to master 1
59
                2'b11:begin
                                 //request to grant both master 1 and 2
60
                    //master 1 is granted (high priority)
61
                    grant to master
                                                     <= 2'b10;
62
                    //notify 3 slaves that master 1 is granted
63
                    notify granted master to slave <= 6'b101010;
64
65
            endcase
66
        end
67
    end
68
   endmodule
```


9.12 APPENDIX L

RTL View of the Design from Quartus


Top Level



Inside a Master



Inside a Slave



Inside Arbiter

