ELEC 374 – Machine Problem 1

"I do hereby verify that this machine problem submission is my own work and contains my own original ideas, concepts, and designs. No portion of this report or code has been copied in whole or in part from another source, with the possible exception of properly referenced material"

Part 1

```
■ Outputs.txt
      Part 1:
      Device 0: NVIDIA T600
      Compute Capability: 7.5
      Clock Rate: 1335.00 MHz
 4
      Number of Streaming Multiprocessors (SMs): 10
 5
      Total CUDA Cores (approx.): 640
 6
      Warp Size: 32
 8
      Global Memory: 4.00 GB
      Constant Memory: 64.00 KB
 9
      Shared Memory per Block: 48.00 KB
10
      Registers per Block: 65536
11
12
      Max Threads per Block: 1024
      Max Block Dimensions: (1024, 1024, 64)
13
      Max Grid Dimensions: (2147483647, 65535, 65535)
14
```

Figure 1: Output data of Part 1 script showing All GPUs and their specifications on the machine

The values above were obtained by running the MP1_Part1.cu code. Some of values above were verified using the data sheet at the following link (leads to a pdf). To obtain the total number of CUDA cores the major and minor number were obtained using the attributes in the deviceProp. That had to be cross-referenced with information obtained online to determine the number of CUDA cores for any given GPU. The program cannot determine the CUDA cores for the new Blackwell architecture as the reference I was using was not up to date.

2.1




Figure 2: The Effects of Matrix Size on Transfer time (ms) from Host to Device and back

As the graph above illustrates, the Host to Device (H2D) transfer time is relatively the same as Device to Host (D2H). However, upon close inspection H2D seems to be faster for the smaller matrix sizes, and the D2H seems to be faster for larger matrix sizes, though this difference may be insignificant. Seeing no significant difference between H2D and D2H makes sense since the PCIe has equal speeds in either direction.

2.2

Is it always beneficial to offload your matrix multiplication to the device?

No, it is not always better to offload matrix multiplication to the GPU. If the transfer times from H2D and D2H plus the execution time on the GPU is longer than the CPU execution time, then its best to simply run the calculation on the CPU. However, this is only true for smaller matrices, for even medium sized matrices it is better to run the calculation on the GPU which can be seen from the output. The 256x256 matrix for the output of Part 2.3 takes only 1.75 ms to complete and the transfer time is only 0.17 ms, whereas it takes the CPU 35 ms, as can be seen in the output of Part 2.2. And this holds true as matrix sizes increase, since the GPU is made for massively parallel tasks




Figure 3: The effect of varying number of blocks/block-width on execution time of Matrices of varying sizes

a) How many times is each element of each input matrix loaded during the execution of the kernel?

In normal matrix multiplication each element of each input matrix should only be loaded once during the execution of the kernel. Since each element of matrix N is loaded once per column in M and each element of matrix M is loaded once per row in N, to complete the matrix multiplication using the naïve approach.

b) What is the floating-point computation to global memory access (CGMA) ratio in each thread? Consider multiply and addition as separate operations and ignore the global memory store at the end. Only count global memory loads towards your off-chip bandwidth.

The equation below describes the formula for the CGMA ratio:

$$\textit{CGMA ratio} = \frac{\textit{FLOP}}{\textit{Total \# of Memory Accesses}}$$

For our purposes, each element is only read once, thus there are 2 memory accesses, one for each element in any given atomic calculation. In other words, the element from N is selected and an element from M is selected. Total # of Memory Accesses = 2S, where S is the size of the matrix. Similarly, there are two floating point operations done, a multiplication and an addition, and thus this leads to FLOP = 2S. Plugging in these values leads to a CGMA ratio of 1.

$$CGMA\ ratio = \frac{2S}{2S} = 1$$

Appendix

Images below show Part 1 code, Part 2 code, and full output, in that order (Hint: Check label at top)

```
int getCUDACores(cudaDeviceProp p) {
     int coresPerSM = 0;
         if (p.minor == 1) coresPerSM = 48;
else coresPerSM = 32;
         coresPerSM = 192;
    else if (p.major == 5) {
    else coresPerSM = 64;
         coresPerSM = 64;
       if (p.minor == 0) coresPerSM = 64;
else coresPerSM = 128;
    else if (p.major == 9) {
| coresPerSM = 128;
         return 0;
    return p.multiProcessorCount * coresPerSM;
int main() {
    cudaGetDeviceCount(&nd);
printf("Number of CUDA Devices: %d\n", nd);
        printf("No CUDA devices found. Exiting...\n");
return 1;
         cudaGetDeviceProperties(&p, i);
         printf("\nDevice %d: %s\n", i, p.name);
printf("Compute Capability: %d.%d\n", p.major, p.minor);
printf("Clock Rate: %.2f MHz\n", p.clockRate / 1000.0f);
printf("Number of Streaming Multiprocessors (SMs): %d\n", p.multiProcessorCount);
          int cudaCores = getCUDACores(p);
if (cudaCores > 0)
    | printf("Total CUDA Cores (approx.): %d\n", cudaCores);
              printf("Could not determine CUDA cores for this device.\n");
         printf("Max Grid Dimensions: (%d, %d, %d)\n",
p.maxGridSize[0], p.maxGridSize[1], p.maxGridSize[2]);
    return 0;
```

```
#include <stdio.h>
#include <stdlib.h>
             #include <cuda runtime.h>
#include <device_launch_parameters.h> // forgot to add earlier
             global_ void matMulKernel(const float* M, const float* N, float* P, int width) {
    // Compute row and column indices for this thread
                   int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
                   if (row < width && col < width) {
    float sum = 0.0f;</pre>
                          // Perform multiplication
for (int k = 0; k < width; k++) {
    sum += M[row * width + k] * N[k * width + col];</pre>
                         // Store the result
P[row * width + col] = sum;
           // Single-thread kernel

global__void mathulKernelSingleThread(const float* M, const float* N, float* P, int width) {

if (threadIdx.x == 0 && blockIdx.x == 0 && threadIdx.y == 0 && blockIdx.y == 0) {

for (int row = 0; row < width; row++) {

float sum = 0.0f;

for (int k = 0; k < width; k++) {

    sum += M[row * width + k] * N[k * width + col];

}
         P(row * width + col) = sum;

)
)
)
)
            // Store the result in P
P[i * width + j] = sum;
53 }
54 }
55
56
            // Comparison function to check correct answer
bool compareArrays(const float* A, const float* B, int size, float tolerance) {
   for (int i = 0; i < size; i++) {
        // Reutrn Falseif difference > tolerance
        if (fabs(A[i] - B[i]) > tolerance) {
            return false;
        }
    }
             void measureKernelTime(const float* dM, const float* dN, float* dP,
   int width, int blockWidth, float &kernelTimeMs) {
                   dim3 block(blockWidth, blockWidth);
                   // Create CUDA events to record time taken
cudaEvent_t start, stop;
                   cudaEventCreate(&start);
                   // Record the start even
cudaEventRecord(start);
                    matMulKernel<<<grid, block>>>(dM, dN, dP, width);
cudaEventRecord(stop);
                    // Was causing error (may no
cudaEventSynchronize(stop);
                    cudaEventElapsedTime(&kernelTimeMs, start, stop);
                    cudaEventDestroy(stop):
```

```
main()
// Part 2.1: Transfer Times
const int sizes1[] = {256, 512, 1024, 2048, 4096};
const int numSizes1 = sizeof(sizes1) / sizeof(int);
// Arrays to store transfer times
float hToDTimes[numSizes1];
float dToHTimes[numSizes1]:
// Iterate through varying sizes
for (int idx = 0; idx < numSizes1; idx++) {
   int width = sizes1[idx];
   size_t bytes = width * (size_t)width * sizeof(float);</pre>
        // Allocate host memory
float* hM = (float*)malloc(bytes);
        float* hN = (float*)malloc(bytes);
float* hP = (float*)malloc(bytes);
        srand(0);
for (int i = 0; i < width * width; i++) {
   hM[i] = (float)(rand() % 10);
   hN[i] = (float)(rand() % 10);</pre>
       // Allocate device memory
float* dM; float* dN; float* dP;
cudaMalloc((void**)&dM, bytes);
cudaMalloc((void**)&dM, bytes);
cudaMalloc((void**)&dP, bytes);
        // Measure Host to Device transfer time
cudaEvent_t startHtoD, stopHtoD;
        cudaEventCreate(&startHtoD);
cudaEventCreate(&stopHtoD);
       cudaEventRecord(startHt0D);
cudaHemcpy(dM, hM, bytes, cudaHemcpyHostToDevice);
cudaHemcpy(dM, hM, bytes, cudaHemcpyHostToDevice);
cudaEventRecord(stopHt0D);
cudaEventSynchronize(stopHt0D); // for error
        float timeHtoD = 0.0f;
cudaEventElapsedTime(&timeHtoD, startHtoD, stopHtoD);
        hToDTimes[idx] = timeHtoD;
        // Typically you'd measure for P
cudaEvent_t startDtoH, stopDtoH;
cudaEventCreate(&startDtoH);
        cudaEventCreate(&stopDtoH);
        cudaMemcpy(hP, dM, bytes, cudaMemcpyDeviceToHost);
cudaMemcpy(hP, dM, bytes, cudaMemcpyDeviceToHost);
cudaEventRecord(stopOtoH);
        cudaEventSynchronize(stopDtoH):
        float timeDtoH = 0.0f;
cudaEventElapsedTime(&timeDtoH, startDtoH, stopDtoH);
        cudaFree(dN);
cudaFree(dP);
free(hM);
         free(hN);
        cudaEventDestroy(startHtoD);
        cudaEventDestroy(stopHtoD);
cudaEventDestroy(startDtoH);
         cudaEventDestroy(stopDtoH);
// Print results for Part 2.1
printf("Most to Device Transfer Times (ms) by Matrix Size:\n");
for (int i = 0; i < numSizes1; i++) {
    printf(" Size %d x %d : %f ms\n", sizes1[i], sizes1[i], hToDTimes[i]);</pre>
printf("\nDevice to Host Transfer Times (ms) by Matrix Size:\n");
for (int i = 0; i < numSizes1; i++) {
    printf(" Size %d x %d : %f ms\n", sizes1[i], sizes1[i], dToHTimes[i]);</pre>
// Part 2.2
const int sizes2[] = {256, 512, 1024};
const int numSizes2 = sizeof(sizes2) / sizeof(int);
printf("--- Part 2.2 : CPU vs. GPU (Single Thread) ---\n");
printf("MatrixSizes: 256, 512, 1024\n\n");
        int width = sizes2[idx];
size_t bytes = width * (size_t)width * sizeof(float);
        float* hM = (float*)malloc(bytes);
float* hN = (float*)malloc(bytes);
float* hP = (float*)malloc(bytes);
float* hRef = (float*)malloc(bytes);
```

```
int main()
                      srand(0);
for (int i = 0; i < width * width; i++) {
    hM[i] = (float)(rand() % 10);
    hN[i] = (float)(rand() % 10);</pre>
                    float *dM, *dN, *dP;
cudaMalloc((void**)&dM, bytes);
cudaMalloc((void**)&dN, bytes);
cudaMalloc((void**)&dP, bytes);
                     cudaEvent_t startHtoD, stopHtoD;
cudaEventCreate(&startHtoD);
                     cudaEventCreate(&stopHtoD);
cudaEventRecord(startHtoD);
                     cudaMemcpy(dM, hM, bytes, cudaMemcpyHostToDevice);
cudaMemcpy(dN, hM, bytes, cudaMemcpyHostToDevice);
cudaEventRecord(stopHtoD);
cudaEventSynchronize(stopHtoD);
                     float hToD_ms = 0.0f;
cudaEventElapsedTime(&hToD_ms, startHtoD, stopHtoD);
                     // Assign only 1 block with 1 thread as instructed
dim3 block(1, 1);
                     cudaEvent_t startKernel, stopKernel;
cudaEventCreate(&startKernel);
                     cudaEventCreate(&stopKernel);
                     cudaEventRecord(startKernel);
matMulKernelSingleThread<<<grid, block>>>(dM, dN, dP, width);
                     cudaEventRecord(stopKernel);
cudaEventSynchronize(stopKernel);
                     float gpuKernel_ms = 0.0f;
cudaEventElapsedTime(&gpuKernel_ms, startKernel, stopKernel);
                     cudaEventCreate(&startDtoH);
cudaEventCreate(&stopDtoH);
                     cudaMemcpy(hP, dP, bytes, cudaMemcpyDeviceToHost);
cudaEventRecord(stopDtoH);
cudaEventSynchronize(stopDtoH);
248
249
                     float dToH_ms = 0.0f;
cudaEventElapsedTime(&dToH_ms, startDtoH, stopDtoH);
                     clock_t cpuStart = clock();
matMulCPU(hM, hN, hRef, width);
                     clock_t cpuEnd = clock();
float cpu_ms = 1000.0f * (float)(cpuEnd - cpuStart) / CLOCKS_PER_SEC;
                     // Compare correctness tolerance chosen manually
bool pass = compareArrays(hRef, hP, width * width, 1e-3f);
                     cudaFree(dN);
                     free(hN);
free(hP);
                     free(hRef);
cudaEventDestroy(startHtoD);
                     cudaEventDestroy(stopHtoD);
cudaEventDestroy(startKernel);
                     cudaEventDestroy(stopKernel);
cudaEventDestroy(startDtoH);
                     cudaEventDestroy(stopDtoH);
              // Part 3.3: Vary block width and only measure kernel times printf("--- Part 3.3: Kernel Times with varying Matrix Size & Block Width---\n"); printf("MatrixSizes: 256, 512, 1024, 2048, 4096 | BlockWidth: 2,4,8,16,32\n\n");
               int blockWidths[5] = {2, 4, 8, 16, 32};
int sizes3[] = {256, 512, 1024, 2048, 4096};
int numSizes3 = 5;
```

```
    MP1 Part2.cu → 分 main()

      int main()
          int numSizes3 = 5;
          // Print a table of times for each (matrixSize, blockWidth) using for loop for ease
          for (int bwIdx = 0; bwIdx < 5; bwIdx++) {
              int bWidth = blockWidths[bwIdx];
              printf("BlockWidth = %d\n", bWidth);
              for (int sIdx = 0; sIdx < numSizes3; sIdx++) {
                  int width = sizes3[sIdx];
                  size_t bytes = width * (size_t)width * sizeof(float);
                  float* hM = (float*)malloc(bytes);
                  float* hN = (float*)malloc(bytes);
                  float* hP = (float*)malloc(bytes);
                  srand(0);
                  for (int i = 0; i < width * width; i++) {
                      hM[i] = (float)(rand() % 10);
                      hN[i] = (float)(rand() % 10);
                  float *dM, *dN, *dP;
                  cudaMalloc((void**)&dM, bytes);
                  cudaMalloc((void**)&dN, bytes);
                  cudaMalloc((void**)&dP, bytes);
                  // Transfer time is ignored
                  cudaMemcpy(dM, hM, bytes, cudaMemcpyHostToDevice);
                  cudaMemcpy(dN, hN, bytes, cudaMemcpyHostToDevice);
                  // Measure kernel time
                  float kernelMs = 0.0f;
                  measureKernelTime(dM, dN, dP, width, bWidth, kernelMs);
                  printf(" Size %d x %d -> Kernel Time = %f ms\n", width, width, kernelMs);
                  // Free memory
                  cudaFree(dM);
                  cudaFree(dN);
                  cudaFree(dP);
                  free(hM);
                  free(hN);
                  free(hP);
              printf("\n");
          return 0;
```

```
Part 1:
Device 0: NVIDIA T600
       Compute Capability: 7.5
      Clock Rate: 1335.00 MHz
      Number of Streaming Multiprocessors (SMs): 10
       Total CUDA Cores (approx.): 640
      Global Memory: 4.00 GB
      Constant Memory: 64.00 KB
      Shared Memory per Block: 48.00 KB
Registers per Block: 65536
      Max Block Dimensions: (1024, 1024, 64)
Max Grid Dimensions: (2147483647, 65535, 65535)
      MatrixSizes: 256, 512, 1024, 2048, 4096
   \vee Host to Device Transfer Times (ms) by Matrix Size:
        Size 256 x 256 : 0.173728 ms
Size 512 x 512 : 0.514912 ms
        Size 1024 x 1024 : 1.522336 ms
Size 2048 x 2048 : 5.598752 ms
Size 4096 x 4096 : 21.819136 ms
27 V Device to Host Transfer Times (ms) by Matrix Size:
        Size 256 x 256 : 0.191232 ms
Size 512 x 512 : 0.601984 ms
Size 1024 x 1024 : 1.534912 ms
        Size 2048 x 2048 : 5.465600 ms
Size 4096 x 4096 : 21.367456 ms
     --- Part 2.2 : CPU vs. GPU (Single Thread) ---
MatrixSizes: 256, 512, 1024
37 Matrix Size 256 x 256
   CPU Time (ms) : 35.000000

V GPU Time (1 block,1 thread) (ms) : 8532.343750 (NO Transfer), 8532.598633 (WITH Transfer)
           Transfer Times: H to D = 0.156704 ms, D to H = 0.098944 ms Test PASSED
43 V Matrix Size 512 x 512
Test PASSED
49 × Matrix Size 1024 x 1024
--- Part 3.3: Kernel Times with varying Matrix Size & Block Width---
MatrixSizes: 256, 512, 1024, 2048, 4096 | BlockWidth: 2,4,8,16,32
        Size 256 x 256 -> Kernel Time = 164.616379 ms
Size 512 x 512 -> Kernel Time = 353.023529 ms
         Size 1024 x 1024 -> Kernel Time = 1286.574219 ms
        Size 2048 x 2048 -> Kernel Time = 10793.482422 ms
Size 4096 x 4096 -> Kernel Time = 89778.617188 ms
65 V BlockWidth = 4
        Size 256 x 256 -> Kernel Time = 4.584320 ms
         Size 512 x 512 -> Kernel Time = 38.927265 ms
        Size 1024 x 1024 -> Kernel Time = 366.748840 ms
Size 2048 x 2048 -> Kernel Time = 2919.217529 ms
Size 4096 x 4096 -> Kernel Time = 23755.808594 ms
        Size 256 x 256 -> Kernel Time = 1.670912 ms
Size 512 x 512 -> Kernel Time = 12.938912 ms
         Size 1024 x 1024 -> Kernel Time = 87.001022 ms
        Size 2048 x 2048 -> Kernel Time = 791.867615 ms
Size 4096 x 4096 -> Kernel Time = 6442.567871 ms
79 V BlockWidth = 16
         Size 256 x 256 -> Kernel Time = 1.344320 ms
         Size 512 x 512 -> Kernel Time = 11.579136 ms
        Size 1024 x 1024 -> Kernel Time = 104.591614 ms
Size 2048 x 2048 -> Kernel Time = 788.934998 ms
Size 4096 x 4096 -> Kernel Time = 6290.804688 ms
        Size 256 x 256 -> Kernel Time = 1.751808 ms
Size 512 x 512 -> Kernel Time = 13.951296 ms
         Size 1024 x 1024 -> Kernel Time = 89.537376 ms
        Size 2048 x 2048 -> Kernel Time = 760.267029 ms
Size 4096 x 4096 -> Kernel Time = 6298.536133 ms
```