


PLL


Phase Locked Loop

CD4046 PLL

* Pinout sign



Osc Circuit



Note: C_1 chosen as per R_2 , $C_1 \frac{1}{2} f_m$ from graph \Rightarrow Fig 6

Design

① Choose VCO free Range / VCO full Range

$$f_{min} = 35\text{ Hz}$$

$$f_{max} = 50\text{ Hz}$$

$$\rightarrow f_c = \frac{f_{max} + f_{min}}{2} = 42.5\text{ Hz}$$

$$(Range) \frac{f_{max} - f_{min}}{2} = 15\text{ Hz}$$

$$(center) f_o = \frac{f_{max} + f_{min}}{2} = 42.5\text{ Hz}$$

② P.C.I is used

③ Capture Range

$$2f_c \approx \frac{1}{\pi} \sqrt{\frac{2A_f C}{C_1}}$$

$$\Rightarrow f_c = 6.11 \text{ MHz}$$

\therefore Capture Range $= (42.5 \pm 6.11) \text{ MHz}$

$$= 36.389 \text{ MHz}, 48.61 \text{ MHz}$$

$$C_1 = R_3 C_2$$

For $R_3 = 62 \text{ k}\Omega$

$$C_2 = 470 \text{ pF}$$

$$T = 31.96 \text{ ms}$$

Tuning

① F_{min}

(a) $V_{COIN} \text{ to GND}$

(b) Adj R_2 until $V_{COout}(\sin 4) = 35 \text{ mV}$

$$(c) \Rightarrow R_2 = 84.4 \text{ k}\Omega$$

② F_{max}

(a) $V_{COIN} \text{ to } V_{CC} (5V)$

(b) Adj R_1 until $V_{COout} > 50 \text{ mV}$

$$(c) \Rightarrow R_1 = 140 \text{ k}\Omega$$

Our Measurements

(A) VCO Lock Range

$$f_{\min} = 35.2 \text{ kHz}$$

$$f_{\max} = 50.8 \text{ kHz}$$

(B) VCO capture Range

$$f_{\min} = 35.2 \text{ kHz}$$

$$f_{\max} = 50 \text{ kHz}$$