




# PLL

Phase Locked Loop


# CD4046 PLL

\* Pinout





# Our Circuit



Note: C1, chosen as per R2, C1/Vs firing graph  $\Rightarrow$  Fig 6

## Design

① Choose VCO free Range / VCO full Range

$$f_{\min} = 35\text{ kHz}$$

$$f_{\max} = 50\text{ kHz}$$

$$\Rightarrow f_c = \frac{f_{\min} + f_{\max}}{2}$$

$$(Range) \quad f_c = \frac{50 - 35}{2} = 7.5\text{ kHz}$$

$$f_0 = \frac{50 + 35}{2} = 42.5\text{ kHz}$$

(center)

② P.C I is used



### ③ Capture Range

$$2f_c \approx \frac{1}{\pi} \sqrt{\frac{2A f_c}{Z_1}}$$

$$\Rightarrow f_c = 6.111 \text{ kHz}$$

$$\therefore \text{Capture Range} = (42.5 \pm 6.111) \text{ kHz} \\ = 36.389 \text{ kHz}, 48.611 \text{ kHz}$$

$$\tau_1 = R_3 C_2$$

$$\text{For } R_3 = 68 \text{ k}\Omega$$

$$C_2 = 470 \text{ pF}$$

$$\tau = 31.96 \mu\text{s}$$

### Tuning

#### ① $F_{\min}$

(a)  $V_{COIN}$  to GND

(b) Adj  $R_2$  until  $V_{COOUT}(\text{min}) = 35 \text{ kHz}$

(c)  $\Rightarrow R_2 = 281.4 \text{ k}\Omega$

#### ② $F_{\max}$

(a)  $V_{COIN}$  to  $V_{CC}$  (5V)

(b) Adj  $R_1$  until  $V_{COOUT} = 50 \text{ kHz}$

(c)  $\Rightarrow R_1 = 140 \text{ k}\Omega$



## our Measurements

### ① VCO Lock Range

$$f_{\min} = 35.2 \text{ kHz}$$

$$f_{\max} = 50.8 \text{ kHz}$$

### ② VCO capture Range

$$f_{\min} = 35.2 \text{ kHz}$$

$$f_{\max} = 50 \text{ kHz}$$