CertiCore

Zhilei Han Xingyu Xi

Verified OS

Serval

14/---I-

CertiCore: Verified ucore by Serval

Zhilei Han, Xingyu Xie

CST, Tsinghua University

March 2020

CertiCore

Zhilei Han Xingyu Xi

Verified Of

Serval

Λ:---

Worl

VVOI

- 1 Verified OS
- 2 Serval
- 3 Aim
- 4 Work
- 5 Plan

CertiCore

Zhilei Han Xingyu Xie

Verified OS

C 1

JC: VE

.

vvori

1 Verified OS

2 Serval

3 Aim

4 Work

5 Plan

What is verification?

CertiCore

Zhilei Han, Xingyu Xie

Verified OS

Α

Work

vvori

```
To verify your codes satisfy your specification.
```

Three methodologies of software verification

CertiCore

Zhilei Han Xingyu Xie

Verified OS

C

147 1

D.

Methodology	Prover	Verified software
Interactive	Coq, Isabelle/HOL	seL4, CertiKOS,
Auto-active	Dafny & Boogie	Ironclad, Komodo,
Push-button	Serval	Yggdrasil, Hyperkernel,

Table: Three Methodologies in software verification

CertiCore

Zhilei Han Xingyu Xie

Verified O

Serval

Aim

Worl

Dlan

- 1 Verified OS
- 2 Serval
- 3 Aim
- 4 Work
- 5 Plan

Overview of Serval

CertiCore

Zhilei Han Xingvu Xie

Verified OS

Serval

147...1

Plan




Figure: The Serval verification stack. Curved boxes denote verification input and rounded-corner boxes denote verifiers.

Limitations of verified software

CertiCore

Zhilei Han Xingyu Xie

Verified OS

Serval

o c. va

W/or

■ Finite interfaces

- Bounded loops
- Interrupts disabled in privileged mode

Symbolic interpreter as verifier

CertiCore

Zhilei Han Xingvu Xie

Verified OS

Serval

10/---

Diam

```
; interpret a program from a given cpu state
    (define (interpret c program)
       (serval:split-pc [cpu pc] c
         : fetch an instruction to execute
         (define insn (fetch c program))
          decode an instruction into (opcode, rd, rs, imm)
15
         (match insn
          [(list opcode rd rs imm)
              execute the instruction
             (execute c opcode rd rs imm)
             recursively interpret a program until "ret"
             (when (not (equal? opcode 'ret))
              (interpret c program))])))
       execute one instruction
     (define (execute c opcode rd rs imm)
       (define pc (cpu-pc c))
       (case opcode
         [(ret) ; return
45
           (set-cpu-pc! c 0)]
46
         [(bnez) ; branch to imm if rs is nonzero
47
           (if (! (= (cpu-reg c rs) 0))
48
                (set-cpu-pc! c imm)
49
                (set-cpu-pc! c (+ 1 pc)))]
         [(sgtz) : set rd to 1 if rs > 0. 0 otherwise
50
51
           (set-cpu-pc! c (+ 1 pc))
           (if (> (cpu-reg c rs) 0)
53
                (set-cpu-reg! c rd 1)
                (set-cpu-reg! c rd 0))]
         [(sltz) ; set rd to 1 if rs < 0, 0 otherwise</pre>
           (set-cpu-pc! c (+ 1 pc))
57
           (if (< (cpu-reg c rs) 0)
58
                (set-cpu-reg! c rd 1)
59
                (set-cpu-reg! c rd 0))]
60
                : load imm into rd
61
           (set-cpu-pc! c (+ 1 pc))
62
           (set-cpu-reg! c rd imm)]))
```

Figure: A fragment of ToyRISC interpreter using Serval (in Rosette)

Symbolic evaluation



Zhilei Han, Xingyu Xie

Verified OS

Serval

Mork

Plan




Figure: Symbolic evaluation of the sign program using the ToyRISC interpreter



Symbolic profile and optimization

CertiCore

Zhilei Han Xingyu Xie

Verified O

v ci ilica c

Serval

vvor

Why Serval is the choice to write specification?

- Diagnosing performance bottlenecks: Rosette symbolic profiler.
- Symbolic optimizations. For example, to limit the values of some symbol.

Use Serval to verify an operating system

CertiCore

Zhilei Han, Xingyu Xie

Verified OS

Serval

00.00

The properties

- absence of undefined behavior
- state-machine refinement
- safety properties

The models

- Execution model: shown in figure.
- Memory model: a set of disjoint blocks of three types.




Figure: System execution: System execution: the lower half and the higher half denote execution in privileged and unprivileged modes, respectively; and arrows denote privilege-level transitions.

Lightweight

CertiCore

Zhilei Han Xingyu Xie

Verified O

vermed o.

Serval

Wor

"Four person-weeks to verify an operating system."

■ LoC of Serval framework: 1,244

■ LoC of RISC-V verifier: 1,036

■ LoC of LLVM verifier: 789

LoC of CertiKOS: 2,847

CertiCore

Zhilei Han Xingyu Xie

Verified O

Servai

Aim

Work

D.

- 1 Verified OS
- 2 Serval
- 3 Aim
- 4 Work
- 5 Plan

Aim

CertiCore

Zhilei Han Xingyu Xie

Verified O

Aim

147...1

- Tailor ucore with necessary simplification.
- Verify ucore on RISC-V step-by-step.

CertiCore

Zhilei Han Xingyu Xie

Verified Of

Serval

Α *...

Work

- 1 Verified OS
- 2 Serval
- 3 Aim
- 4 Work
- 5 Plan

Work that is already done

CertiCore

Zhilei Han Xingyu Xie

Verified O

Work

DI...

- Paper Reading: Scaling symbolic evaluation for automated verification of systems code with Serval
- Reproduce the verifications in Serval paper.
- Environment setting: Travis-CI

1 Verified OS

CertiCore

Zhilei Han Xingyu Xie

Verified O

Serva

2 Serval

Work Plan

3 Aim

4 Work

5 Plan

Plan

CertiCore

Zhilei Han Xingyu Xie

Verified O

Sanval

\A/~~I

Plan

- Learn more details about the framework: Rosette, RISC-V verifier, LLVM verifier, verification of CertiKOS, verification of Komodo...
- 2 Verify a toy security monitor using on RISC-V and LLVM.
- 3 Verify and simplify ucore step-by-step.