**Nibble Subcirtut:** In the nibble sub-circuit I am using and gates between the read\_write signal and the data input, so the register values will only change if the corresponding data bit is 1 and the read\_write is 1 as well. And I am anding the and value of the read\_write and enable with the clock input, so the clock tick will change for the registers only if the read\_write and enable are both 1.

**Multiplexor Subcirtut:** I am passing the address and data values to the subcircuit and passing the values to the corresponding address output. Whichever address that is getting a value will have an enable of 1, we are going to pass this enable value to the nibble in the ram circuit.

**Mask Subcircut:** To stop the output values of the nibbles to get mixed with each other I have created a bitmask that will help us pass out only the bits from the selected nibble. I am using this after each nibble in the 16 Nibble Ram.

**16 Nibble Ram Circuit:** I am passing the address and data bits to the multiplexor and giving the output value to the data input of all the 16 nibbles. I have connected the clock and read\_write to all the nibbles. I have designed the multiplexor in a way that only the nibble that the address indicates get the data values and the amenable set to 1. I have attached a mask after each nibble that will make sure we are only passing through the bits of the selected nibble. I am orring all the values of the nibble outs and passing the result to the Ram Out.

**1-bit Adder:** I have designed a simple 1-bit adder, using the lecture slides. You can see my calculations below:

calculations below.				
Q1.A)				
A	13	Cin	Sum	Cont
1	1	1	1	
1	1	0	0	1
	0	1	0	
1	0	0	1	0
0	1	1	0	
0	1	0	1	0
0	0	1	0	6
0	0	0 1		136
Sum = A.B. Gin + A.B. Gin + A.B. Gin + A.B. Gin				
= (A.B+A.B) + Giv. (A.B+ A.B)				
= Trn. (A DB) + Crn. (AOB)				
= Cm(R) + Gn(K) = ADBOC				
Cont = A.B. Gin + A.B. Gin + A.B. Gin + A.B. Cin				
= A.B. (Cin+Gin) + Cin (A. 5 + A.B)				
= (A.B) + Gn·(ABB)				

**4-bit adder:** I am passing the B values and the add\_sub bit through a XOR gate and to the adder, you can see my calculations below. I am adding the A bits directly to the adder. I am rippling the count bits through the adders and using the last one to determine the overflow. And I am using OR gates between all the counts to determine the zero value.

$$(2.3)$$
Multiplexor design  $0 \rightarrow add$   $(A-B)$ 

$$B \mid add \mid add \mid b \mid b \mid b \mid b \mid de$$

$$B \mid b \mid b \mid = B \cdot add \mid add \mid b \mid b \mid b \mid de$$

$$B \mid add \mid add \mid b \mid b \mid b \mid b \mid de$$

$$B \mid add \mid ad$$