

BLAST: A Wafer-scale Transfer Process for Heterogeneous Integration of Optics and Electronics

Yanxin Ji¹, Alejandro J. Cortese², Conrad L. Smart³, Alyosha C. Molnar^{1,2,4}, and Paul L. McEuen^{2,3,4,*}

¹Department of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, USA

²OWiC Technologies, Ithaca, NY 14853, USA

³Laboratory of Atomic and Solid-State Physics, Cornell University, Ithaca, NY 14853, USA.

⁴Kavli Institute at Cornell for Nanoscale Science, Cornell University, Ithaca, NY 14853, USA.

*Corresponding Author: Paul L. McEuen. plm23@cornell.edu

Abstract

We present a general transfer method for the heterogeneous integration of different photonic and electronic materials systems and devices onto a single substrate. Called BLAST, for Bond, Lift, Align, and Slide Transfer, the process works at wafer scale and offers precision alignment, high yield, varying topographies, and suitability for subsequent lithographic processing. We demonstrate BLAST's capabilities by integrating both GaAs and GaN μ LEDs with silicon photovoltaics to fabricate optical wireless integrated circuits that up-convert photons from the red to the blue. We also show that BLAST can be applied to a variety of other devices and substrates, including CMOS electronics, vertical cavity surface emitting lasers (VCSELs), and 2D materials. BLAST further enables the modularization of optoelectronic microsystems, where optical devices fabricated on one material substrate can be lithographically integrated with electronic devices on a different substrate in a scalable process.

MAIN TEXT

Heterogeneous integration of dissimilar materials—combining devices or circuits made from two or more functional materials in a single integrated platform, push technology advances in ways that single material systems cannot[1-3]. One of the most compelling examples is the integration of III-V photonic devices with silicon electronics, with applications ranging from on-chip high bandwidth communication[4,5] to wearable/implantable devices for diagnostics and therapeutics[6-8]. One approach to heterogeneous integration of dissimilar materials is heteroepitaxy, but it is a major challenge to grow different high-quality crystalline materials on a single substrate. While some notable successes have been shown[9], in general lattice mismatch and different thermal expansion coefficients prevent monolithic growth of defect-free material[10].

An alternative is transfer-based heterogeneous integration—the separate fabrication of devices on two or more substrates, followed by a transfer step to combine them. This allows growth and fabrication processes associated with each substrate to be independently optimized[11] and the two parts combined only at a later step. An ideal transfer method would provide: 1) high alignment accuracy, 2) high transfer yield, 3) wafer-scale transfer, 4) applicability to structures of varied dimensions and geometries, and 5) be amenable to subsequent lithographic processing. Within the past decade, a wide variety of transfer methods have been developed, such as elastomer stamp transfer[12-14], flip-chip bonding[15,16], pick-and-place[17] and fluidic assembly[18]. However, none of them fully meet the requirements above. For example, flip-chip bonding does not allow for subsequent processing, pick-and-place is a serial, slow process, and fluidic assembly does not work for small samples. Elastomer stamp transfer comes the closest and is currently being incorporated into commercial foundry process flows[19]. However, it requires suspending the devices to be transferred, is difficult for materials grown on chemically inert substrates such as GaN on sapphire [20, 21], and it typically operates at less than full wafer scale.

In this letter, we present BLAST, a robust, wafer-scale transfer technique for heterogeneous integration that meets all of the requirements listed above. Figure 1 illustrates the process, showing the heterogeneous integration of silicon electronic devices (Fig. 1A) and optical III-V μ LEDs (Fig. 1B). We demonstrate transfer both GaAs-based and GaN-based μ LEDs from their native substrates (GaAs and sapphire) onto a target Si substrate with precision alignment ($\sim 1\mu\text{m}$) and high yield ($\sim 99.9\%$). We use this process combined with subsequent lithographic processing to fabricate broadband optical upconverters (Fig. 1C-F) that absorb low-energy photons (Si PVs) and emit higher-energy ones (GaN μ LEDs). We finally show that this transfer technique can be used for a wide variety of materials/substrate combinations including the integration of VCSELs and foundry CMOS as well as for the layer-by-layer aligned assembly of 2D van der Waals materials.

BLAST consists of four steps: (i) *Bonding* of the μ LED native substrate to a transparent sapphire carrier wafer, then (ii) *Lifting* of the μ LEDs from the native substrate, then (iii) the *Alignment* of the μ LEDs to features on the target substrate, and finally (iv) *Slide Transfer* of the μ LEDs from the carrier wafer to the target substrate using a thermal slide technique. This is shown for the case of μ LEDs in Fig. 2. The μ LEDs are first fabricated on their native substrate using standard lithographic processes (see Materials and Methods), along with precision alignment marks. For GaN μ LEDs, a metal layer is added for laser shielding during the removal process, as discussed in Materials and Methods. Separate, complementary alignments marks are also patterned on the target substrate for precision alignment. In most cases, a 500nm layer of SU8, a standard epoxy-based adhesion layer, is spun onto the target substrate.

For *Bonding* of the native substrate to the carrier wafer, two different polymer layers are applied, each playing a different role. Poly (methyl methacrylate) (PMMA) is spin-coated onto the native substrate as a protection layer to prevent damage to the μ LEDs during etching and transfer. Separately, a layer of polypropylene carbonate (PPC), a thermoplastic polymer, is spin-coated onto the sapphire carrier wafer. PPC's role is to temporarily bond the carrier wafer to the μ LED substrate. This is accomplished using

a hot press at $p = 1.5$ bar and $T = 135^\circ\text{C}$. Both PMMA and the PPC are highly transparent (as is the sapphire carrier wafer) and not light sensitive, facilitating optical alignment. Both can be subsequently easily removed by standard processes.

The μ LEDs are then *Lifted* from the native substrate, leaving behind only the μ LEDs and alignment marks attached to the carrier wafer by the PPC (Fig. 2A). Removal of the devices from the native substrate can be accomplished by a variety of means. Here we use selective wet etching of the substrate in the case of GaAs μ LEDs[22], stopping on an AlGaAs release layer. For GaN μ LEDs, we use excimer laser lift-off[23] (Fig. 2A) that decomposes a thin layer of GaN to metallic gallium and nitrogen gas to release the devices.

For *Alignment*, the μ LEDs on the carrier substrate are spatially (x, y) and rotationally (θ) aligned to pre-patterned alignment marks on the target Si substrate using a standard contact (ABM) mask aligner, as shown in Figs. 2A, 2B. They are brought into contact and heated to 100°C using a custom heater stage to promote adhesion. They are then removed from the aligner.

For *Slide Transfer*, the stack is further bonded using a hot press at $p = 0.7$ bar and $T = 155^\circ\text{C}$, above the melting temperature of the PPC ($\sim 100\text{-}120^\circ\text{C}$), but below that of the PMMA($\sim 190^\circ\text{C}$)[24,25]. Finally, they are separated by placing on a hot plate at $T = 160^\circ\text{C}$ and using the lateral thermal slide technique[26] to remove the sapphire carrier substrate, as shown in Fig. 2B. Any residual PMMA and PPC are cleaned in acetone. BLAST is now complete and standard lithographic processing can now continue.

Figure 3 shows two examples of wafer-scale BLAST transfer of GaAs (Fig. 3A) and GaN (Fig. 3D) μ LEDs from their native substrates to target Si substrates. The transfer process is performed across the entire 4"(GaAs) or 2"(GaN) wafer with high yield. The current and light emission as a function of voltage of the μ LEDs before and after transfer are shown in Fig 3B(E) for GaAs (GaN), and the spectral characteristics are

shown in Fig. 3C(F). These characteristics are nearly identical before and after transfer, demonstrating that BLAST does not damage the devices.

Figure 4A demonstrates the alignment accuracy of BLAST. Complementary alignment marks consisting of crosses and vernier structures were pre-fabricated on the native and target substrates before transfer; every alignment mark on the μ LED substrate has a corresponding acceptor alignment mark fabricated on the target Si wafer (Fig. 4A, left). These marks both guide alignment and are used to quantify alignment accuracy (see Materials and Methods). Figure 4A (right) shows one such set of alignment marks; examples at multiple locations are shown in Fig. S6. The alignment accuracy is found to be approximately 1 μ m across the entire chip.

Figure 4B illustrates the high yield of BLAST for a variety of μ LED geometries. We quantify the transfer yield by counting the missing μ LEDs in a randomly selected 1 mm by 1 mm region. For both GaAs and GaN we obtain yields > 99.9% (Fig. 4B left and Fig. S5). If needed, the SU8 adhesion layer can also be left out of the process. For μ LEDs transferred onto a bare silicon substrate, the yield is approximately 95% (Fig. 4B, right). In Figs. 4C, D, we show high yields for transferring μ LEDs of varying sizes and heights. In Fig. 4C, μ LEDs with lateral dimensions ranging from 10 μ m to 100 μ m are transferred with high alignment accuracy and nearly 100% yield. Figure 4D and Figure S7 show the transfer of μ LEDs with heights ranging from 2–9 μ m. Overall, we show that both thin and relatively thick μ LEDs of a variety of lateral dimensions are transferred with high alignment accuracy and yield.

To demonstrate the full capabilities of BLAST and its ability to integrate into an overall process flow, we fabricate a broadband optical upconverter (Figs. 1 and 5) that requires both materials integration and additional processing after transfer. Optoelectronic devices that convert low-frequency incident photons into higher frequency luminescent emission have gained broad interest in fields ranging from bio-sensing and infrared imaging[27-31]. Previous efforts mainly employed two approaches, both relying on the absorption of two photons to create a single photon of higher energy. The first,

upconversion nanoparticles[28-30], work by nonlinear anti-Stokes emission[32] of two photons through a midgap state associated with a dopant. The second combines two GaAs photodiode junctions and AlGaInP light emitting diode junction[31] in a single vertical GaAs heterostructure stack.

Our micro-upconverter, by contrast, is made by integrating Si photovoltaic cells (PVs) in series with a GaN μ LED (Figs. 1E, F, and 5). This approach allows separate tuning of the absorber and emitter and an arbitrarily large amount of upconversion to be realized by simply adding more PVs in series. For the devices shown, combining 6-12 Si PVs in series, each PV generates approximately 0.6 V, and generating 3.6-7.2 V, depending on the device. This is sufficient to drive the \sim 4 V threshold voltage GaN μ LED (Figs. 3B,C) to emit blue light. The process produces thousands of micro-upconverters per wafer (Fig. 5A) and can explore many different device layouts on a single fab run.

This upconverter works for a broad range of excitation energies, from near-infrared to the visible, as shown in Fig. 5B, with the minimum incident photon energy set by the bandgap of the Si (\sim 1.1 eV, or 1100 nm). This is in contrast to upconversion nanoparticles, which have relatively narrow absorption spectrum. Furthermore, the output light can reach to the blue. In contrast, tandem upconversion devices have limited emission wavelength because of the narrowly tunable bandgap of AlGaInP material. Overall, the heterogeneous integration approach used here allows us to independently tune the absorption and emission properties without materials constraints.

The upconversion efficiency is determined by the product of PVs' conversion efficiency (\sim 20%) and μ LED's light emitting efficiency (1-2 %)[33,34]. The overall upconversion power efficiency is therefore 0.2-0.4% (Fig. 5C). This is comparable to upconversion nanoparticles (typically \sim 0.01%-1%)[35] and the GaAs tandem upconverters (\sim 1.5%)[31] and can be further improved by increasing GaN LED's light extraction efficiency and Si PV's light absorption efficiency. Surface roughening[36,37], metal reflection layer[38], micro structure array[39,40], transparent

contact layer[41], and photonic crystals[42] can increase the efficiency of the GaN LED by up to ten times and the Si PVs by a factor of 2-3, leading to projected overall efficiencies > 10%.

The BLAST transfer process can be used for a wide variety of complex systems and materials, as shown in Fig. 6 and Fig. S10. Shown in Fig. 6A is the heterogeneous integration of GaAs vertical-cavity surface-emitting lasers (VCSELs) with foundry CMOS circuits. The VCSELs are fabricated on a GaAs heterostructure substrate, and then precisely integrated with CMOS circuits fabricated by a commercial vendor (XFAB-180 nm process). The resulting optical wireless integrated circuits (OWiCs) are powered by light (through the Si PVs). Once activated, each OWiC has programmability (through the integrated circuits) and can communicate to an external reader by VCSEL emitting digital optical signals (Fig. 6C). OWiCs have broad applications in sensing and identification[7,43,44], and their mass-fabrication is made possible by BLAST.

A second example is the aligned transfer 2D van der Waals materials shown in Fig. 6B. Stacked 2D materials have attracted major interest in the past few years for their unique electronic, thermal, and optical properties[45]. Here we show large-scale mass production of stacked graphene with precise spatial control (Fig. S13A). Graphene is grown on a copper host substrate by CVD. It is patterned on copper and then transferred onto a SiO_2/Si target substrate. This process is then repeated to form the stacked bilayer graphene devices shown in Figs. 6B, D. This process should be compatible with any van der Waals material, and makes possible mass manufacture with precise spatial and rotational control. We also show in Fig. S10 the transfer of Si PV devices onto a target glass substrate, relevant for applications in see-through circuitry[18].

We have demonstrated BLAST, a wafer scale transfer technique that can integrate photonic and electronic devices/circuits from different substrates onto a single platform suitable for additional lithographic processing. We showed its use with a variety of native substrates (GaAs, sapphire, SOI, Cu), target substrates (Si, SiO_2/Si , fused silica,

and CMOS circuits on SOI) and optical devices transferred (GaN μLEDs, GaAs μLEDs, Si PVs, VCSELs, and graphene). BLAST is simple and scalable and has the potential to be applied on a vast range of materials systems, helping to make heterogeneous integration a standard fabrication tool in optoelectronic systems.

Materials and Methods

GaAs μLED fabrication: The GaAs heterostructure (AlGaAs/GaAs multiple quantum wells, cladding layers, contact layers and AlGaAs sacrificial release layer) used for producing LEDs was epitaxially grown on a 4inch GaAs wafer by a commercial vendor (Matrix Opto. Co., Ltd). Citric acid:H₂O₂ (20:1) is used to wet etch the heterostructure to expose the n-type GaAs layer. 2nm Ti and 9nm Pt are deposited with DC sputtering to form the p-contacts. Ni/Ge/Au (3nm/6.4nm/50nm) are deposited via e-beam evaporation and then annealed at 425°C for 1min under 20 sccm Ar flow to form the n-contacts. μLEDs' lateral geometry is defined by etching down to the AlGaAs release layer with citric acid:H₂O₂ (10:1).

GaAs μLED transfer: Prior to transfer, 2μm PMMA (495 PMMA A11, MicroChem) is spin-coated on the μLEDs as the protection layer. 10μm PPC (30 wt% in anisole) is spin-coated on a sapphire carrier wafer. Bonding the μLEDs coated by PMMA with the sapphire carrier wafer coated by PPC is carried out by a hot press under the temperature and pressure of 135°C and 1.5bar. The GaAs wafer and sapphire wafer stack is placed into citric acid and hydrogen peroxide mixture (4:1) to each away the GaAs bulk substrate followed by dipping into 100:1 H₂O:HF to etch away the AlGaAs release layer. By using an alignment system, the μLEDs are aligned with the target substrate and they are brought into contact, heating up the stack to 100°C. Afterward, we bring the stack to a hot press, keeping pressing at 0.7 bar pressure and 155°C for 15-30min. We then melt the PPC on a hotplate at 160°C allowing the removal of the sapphire carrier substrate. In the end, we remove the PPC and PMMA residual in acetone.

GaN μLED fabrication: The GaN heterostructure used for producing LEDs was either epitaxially grown on a 2inch non-patterned sapphire wafer (for demonstrating 2inch wafer-scale GaN μLED transfer, by University Wafer) or a 4inch patterned sapphire wafer (for fabricating all the other GaN μLEDs in the paper, by Xiamen Powerway

Advanced Material Co., Ltd.). Cl₂ based inductively coupled plasma (ICP) etching is employed to expose the n-type GaN layer. The deposition of Pd/Au (50nm/50nm) n-contacts and Ti/Au (25nm/100nm) p-contacts is carried by e-beam evaporation. The contacts are annealed at 660°C for 1min under Ar environment. μLEDs' geometry is defined by etching down to the sapphire substrate through Cl₂ based ICP etch. Even though PMMA and PPC are not light-sensitive, intense excimer laser light can still burn the polymer layer. To prevent that, we deposit a layer of Cr/Au (50nm/150nm) surrounding the μLEDs as the laser shielding layer.

GaN μLED transfer: We spin ~5μm PMMA (950 PMMA A11, MicroChem) and attach the μLED to a sapphire wafer coated with ~10μm PPC (30 wt% in anisole) using a hot press under the temperature and pressure at 135°C and 1.5bar. Laser lift-off is employed to delaminate the sapphire substrate (193nm ArF excimer laser, beam size: 220μm*220μm; beam energy density: 2000mJ/cm²). The stack is then placed on a 45°C hotplate to melt the gallium and the sapphire native substrate is thus removed. Following that, the Ga residual is etched away in HCl:H₂O(5:1). By using an alignment system, the μLEDs are aligned with the target substrate and they are brought into contact, heating up the stack to 100°C. Afterward, we bring the stack to a hot press, keeping pressing at 0.7 bar pressure and 155°C for 15-30min. We then melt the PPC on a hotplate at 160°C allowing the removal of the sapphire carrier substrate. In the end, we remove the PPC and PMMA residual in acetone.

Si PVs fabrication and transfer: We utilize spin-on glass to dope the SOI substrate's device layer to form PN junction layer. N-contact layer is exposed by HBr based ICP dry etch. PV mesa is outlined by HBr based ICP dry etch. The contacts and interconnects are deposited via DC sputtering of Ti/Pt. The Si PV chip is then coated with 2μm PMMA and bonded to a sapphire carrier wafer. Instead of wet etch and laser lift-off we applied to the μLED substrate removal, we employ Bosch deep reactive-ion etching to remove the bulk silicon substrate, and the etch stops at the SiO₂ BOX layer. The SiO₂ layer is etched in BOE (6:1). Following that, fused silica substrate is prepared as the target substrate with 500nm SU8 coating. The Si PVs are then attached to the fused silica substrate by hoptree at 155°C. The carrier wafer, PPC and PMMA are subsequently removed as the μLED transfer process.

Graphene patterning and transfer: Monolayer graphene is grown on copper via a commercial vendor (Grolltex). Ti/Pt alignment marks are deposited on graphene/copper via sputtering. Following that, we pattern the graphene via RIE O₂ plasma etch. The bilayer graphene is formed by aligned transfer with the assistance of the pre-deposited Ti/Pt alignment marks (Fig. S12).

Alignment marks: There are fine alignment marks to indicate the displacement. Bottom bar array represents the alignment in the x-direction. Left side bar array represents the alignment in the y-direction. When x-direction is perfectly aligned, the donor's and acceptor's central bar pair should be aligned. If the first bar pair on the left (right) is alignment, that means there is +0.5μm (-0.5μm) shift. If the second bar pair on the left (right) is alignment, that means there is +1μm (-1μm) shift, and so on. Based on the same idea, we can tell the alignment in the y direction.

Reference:

- [1] M. Lapisa, G. Stemme, F. Niklaus, Wafer-Level Heterogeneous Integration for MOEMS, MEMS, and NEMS. *IEEE J. Sel. Top. Quantum Electron.* **17**, 629–644 (2011).
- [2] S.-W. Hwang, G. Park, H. Cheng, J.-K. Song, S.-K. Kang, L. Yin, J.-H. Kim, F. G. Omenetto, Y. Huang, K.-M. Lee, J. A. Rogers, 25th anniversary article: materials for high-performance biodegradable semiconductor devices. *Adv. Mater.* **26**, 1992–2000 (2014).
- [3] Moutanabbir, Gösele, Heterogeneous integration of compound semiconductors. *Annu. Rev. Mater. Res.* **40**, 469-500 (2010)
- [4] T. Komljenovic, D. Huang, P. Pintus, M. A. Tran, M. L. Davenport, J. E. Bowers, Photonic Integrated Circuits Using Heterogeneous Integration on Silicon. *Proc. IEEE.* **106**, 2246–2257 (2018).
- [5] S. Rajagopal, R. D. Roberts, S.-K. Lim, IEEE 802.15.7 visible light communication: modulation schemes and dimming support. *IEEE Commun. Mag.* **50**, 72–82 (2012).
- [6] H. Xu, L. Yin, C. Liu, X. Sheng, N. Zhao, Recent Advances in Biointegrated Optoelectronic Devices. *Adv. Mater.*, e1800156 (2018).
- [7] A. J. Cortese, C. L. Smart, T. Wang, M. F. Reynolds, S. L. Norris, Y. Ji, S. Lee, A. Mok, C. Wu, F. Xia, N. I. Ellis, A. C. Molnar, C. Xu, P. L. McEuen, Microscopic sensors using optical wireless integrated circuits. *Proc. Natl. Acad. Sci. U. S. A.* **117**, 9173–9179 (2020).
- [8] T.-I. Kim, J. G. McCall, Y. H. Jung, X. Huang, E. R. Siuda, Y. Li, J. Song, Y. M. Song, H. A. Pao, R.-H. Kim, C. Lu, S. D. Lee, I.-S. Song, G. Shin, R. Al-Hasani, S. Kim, M. P. Tan, Y. Huang, F. G. Omenetto, J. A. Rogers, M. R. Bruchas, Injectable, cellular-scale optoelectronics with applications for wireless optogenetics. *Science*. **340**, 211–216 (2013).
- [9] H. Kum, D. Lee, W. Kong, H. Kim, Y. Park, Y. Kim, Y. Baek, S.-H. Bae, K. Lee, J. Kim, Epitaxial growth and layer-transfer techniques for heterogeneous integration of materials for electronic and photonic devices. *Nature Electronics*. **2**, 439–450 (2019).
- [10] J. Narayan, Recent progress in thin film epitaxy across the misfit scale (2011 Acta Gold Medal Paper). *Acta Mater.* **61**, 2703–2724 (2013).

- [11] K. Ding, V. Avrutin, N. Izyumskaya, Ü. Özgür, H. Morkoç, Micro-LEDs, a Manufacturability Perspective. *NATO Adv. Sci. Inst. Ser. E Appl. Sci.* **9**, 1206 (2019).
- [12] S.-I. Park, Y. Xiong, R.-H. Kim, P. Elvikis, M. Meitl, D.-H. Kim, J. Wu, J. Yoon, C.-J. Yu, Z. Liu, Y. Huang, K.-C. Hwang, P. Ferreira, X. Li, K. Choquette, J. A. Rogers, Printed assemblies of inorganic light-emitting diodes for deformable and semitransparent displays. *Science*. **325**, 977–981 (2009).
- [13] H.-S. Kim, E. Brueckner, J. Song, Y. Li, S. Kim, C. Lu, J. Sulkin, K. Choquette, Y. Huang, R. G. Nuzzo, J. A. Rogers, Unusual strategies for using indium gallium nitride grown on silicon (111) for solid-state lighting. *Proc. Natl. Acad. Sci. U. S. A.* **108**, 10072–10077 (2011).
- [14] S.-I. Park, A.-P. Le, J. Wu, Y. Huang, X. Li, J. A. Rogers, Light emission characteristics and mechanics of foldable inorganic light-emitting diodes. *Adv. Mater.* **22**, 3062–3066 (2010).
- [15] Z. J. Liu, W. C. Chong, K. M. Wong, K. M. Lau, 360 PPI Flip-Chip Mounted Active Matrix Addressable Light Emitting Diode on Silicon (LEDoS) Micro-Displays. *J. Display Technol.* **9**, 678–682 (2013).
- [16] J. G. Um, D. Y. Jeong, Y. Jung, J. K. Moon, Y. H. Jung, S. Kim, S. H. Kim, J. S. Lee, J. Jang, Active-matrix GaN μ -LED display using oxide thin-film transistor backplane and flip chip LED bonding. *Adv. Electron. Mater.* **5**, 1800617 (2018).
- [17] T. Ayari, S. Sundaram, C. Bishop, A. Mballo, P. Vuong, Y. Halfaya, S. Karrakchou, S. Gautier, P. L. Voss, J. P. Salvestrini, A. Ougazzaden, Novel scalable transfer approach for discrete III-nitride devices using wafer-scale patterned h-BN/sapphire substrate for pick-and-place applications. *Adv. Mater. Technol.* **4**, 1900164 (2019).
- [18] S.-C. Park, J. Fang, S. Biswas, M. Mozafari, T. Stauden, H. O. Jacobs, A first implementation of an automated reel-to-reel fluidic self-assembly machine. *Adv. Mater.* **26**, 5942–5949 (2014).
- [19] D. Gomez, K. Ghosal, T. Moore, M. A. Meitl, S. Bonafede, C. Prevatte, E. Radauscher, A. J. Trindade, C. A. Bower, "Scalability and Yield in Elastomer Stamp Micro-Transfer-Printing" in *2017 IEEE 67th Electronic Components and Technology Conference (ECTC)* (ieeexplore.ieee.org, 2017), pp. 1779–1785.

- [20] T.-I. Kim, Y. H. Jung, J. Song, D. Kim, Y. Li, H.-S. Kim, I.-S. Song, J. J. Wierer, H. A. Pao, Y. Huang, J. A. Rogers, High-efficiency, microscale GaN light-emitting diodes and their thermal properties on unusual substrates. *Small*. **8**, 1643–1649 (2012).
- [21] I. J.-Y. Kim, Y.-H. Cho, H.-S. Park, J.-H. Ryou, M.-K. Kwon, Mass Transfer of Microscale Light-Emitting Diodes to Unusual Substrates by Spontaneously Formed Vertical Tethers During Chemical Lift-Off. *NATO Adv. Sci. Inst. Ser. E Appl. Sci.* **9**, 4243 (2019).
- [22] C. Juang, K. J. Kuhn, R. B. Darling, Selective etching of GaAs and Al_{0.30}Ga_{0.70}As with citric acid/hydrogen peroxide solutions. *Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena*. **8**, 1122–1124 (1990).
- [23] W. S. Wong, T. Sands, N. W. Cheung, Damage-free separation of GaN thin films from sapphire substrates. *Appl. Phys. Lett.* **72**, 599–601 (1998).
- [24] W. F.. Smith, J. Hashemi, Foundations of materials science and engineering (2006)
- [25] G. A. Luinstra, E. Borchardt, "Material Properties of Poly(Propylene Carbonates)" in *Synthetic Biodegradable Polymers*, B. Rieger, A. Künkel, G. W. Coates, R. Reichardt, E. Dinjus, T. A. Zevaco, Eds. (Springer Berlin Heidelberg, Berlin, Heidelberg, 2012), pp. 29–48.
- [26] S. Pillalamarri, R. Puligadda, C. Brubaker, M. Wimplinger, S. Pargfrieder, High-Temperature Spin-On Adhesives for Temporary Wafer Bonding. *Journal of Microelectronics and Electronic Packaging*. **4**, 105–111 (2007).
- [27] B. Zhou, B. Shi, D. Jin, X. Liu, Controlling upconversion nanocrystals for emerging applications. *Nat. Nanotechnol.* **10**, 924–936 (2015).
- [28] Y. Liu, Y. Lu, X. Yang, X. Zheng, S. Wen, F. Wang, X. Vidal, J. Zhao, D. Liu, Z. Zhou, C. Ma, J. Zhou, J. A. Piper, P. Xi, D. Jin, Amplified stimulated emission in upconversion nanoparticles for super-resolution nanoscopy. *Nature*. **543**, 229–233 (2017).
- [29] Y. Fan, P. Wang, Y. Lu, R. Wang, L. Zhou, X. Zheng, X. Li, J. A. Piper, F. Zhang, Lifetime-engineered NIR-II nanoparticles unlock multiplexed *in vivo* imaging. *Nat. Nanotechnol.* **13**, 941–946 (2018).

- [30] Y. Gu, Z. Guo, W. Yuan, M. Kong, Y. Liu, Y. Liu, Y. Gao, W. Feng, F. Wang, J. Zhou, D. Jin, F. Li, High-sensitivity imaging of time-domain near-infrared light transducer. *Nat. Photonics.* **13**, 525–531 (2019).
- [31] H. Ding, L. Lu, Z. Shi, D. Wang, L. Li, X. Li, Y. Ren, C. Liu, D. Cheng, H. Kim, N. C. Giebink, X. Wang, L. Yin, L. Zhao, M. Luo, X. Sheng, Microscale optoelectronic infrared-to-visible upconversion devices and their use as injectable light sources. *Proc. Natl. Acad. Sci. U. S. A.* **115**, 6632–6637 (2018).
- [32] F. Auzel, Upconversion and anti-Stokes processes with f and d ions in solids. *Chem. Rev.* **104**, 139–173 (2004).
- [33] C. Battaglia, A. Cuevas, S. De Wolf, High-efficiency crystalline silicon solar cells: status and perspectives. *Energy Environ. Sci.* **9**, 1552–1576 (2016).
- [34] E. Fred Schubert, *Light-Emitting Diodes (3rd Edition)* (E. Fred Schubert, 2018).
- [35] W. R. Algar, M. Massey, K. Rees, R. Higgins, K. D. Krause, G. H. Darwish, W. J. Peveler, Z. Xiao, H.-Y. Tsai, R. Gupta, K. Lix, M. V. Tran, H. Kim, Photoluminescent Nanoparticles for Chemical and Biological Analysis and Imaging. *Chem. Rev.* **121**, 9243–9358 (2021).
- [36] T. Fujii, Y. Gao, R. Sharma, E. L. Hu, S. P. DenBaars, S. Nakamura, Increase in the extraction efficiency of GaN-based light-emitting diodes via surface roughening. *Appl. Phys. Lett.* **84**, 855–857 (2004).
- [37] M. A. Juntunen, J. Heinonen, V. Vähänissi, P. Repo, D. Valluru, H. Savin, Near-unity quantum efficiency of broadband black silicon photodiodes with an induced junction. *Nat. Photonics.* **10**, 777–781 (2016).
- [38] W. Y. Lin, D. S. Wuu, K. F. Pan, S. H. Huang, C. E. Lee, W. K. Wang, S. C. Hsu, Y. Y. Su, S. Y. Huang, R. H. Horng, High-power GaN-mirror-Cu light-emitting diodes for vertical current injection using laser liftoff and electroplating techniques. *IEEE Photonics Technol. Lett.* **17**, 1809–1811 (2005).
- [39] Y.-K. Ee, P. Kumnorkaew, R. A. Arif, H. Tong, J. F. Gilchrist, N. Tansu, Light extraction efficiency enhancement of InGaN quantum wells light-emitting diodes with polydimethylsiloxane concave microstructures. *Opt. Express.* **17**, 13747–13757 (2009).
- [40] Y. Gao, H. Cansizoglu, K. G. Polat, S. Ghandiparsi, A. Kaya, H. H. Mamtaz, A. S. Mayet, Y. Wang, X. Zhang, T. Yamada, E. P. Devine, A. F. Elrefaie, S.-Y. Wang,

- M. S. Islam, Photon-trapping microstructures enable high-speed high-efficiency silicon photodiodes. *Nat. Photonics.* **11**, 301–308 (2017).
- [41] J.-K. Sheu, Y. S. Lu, M.-L. Lee, W. C. Lai, C. H. Kuo, C.-J. Tun, Enhanced efficiency of GaN-based light-emitting diodes with periodic textured Ga-doped ZnO transparent contact layer. *Appl. Phys. Lett.* **90**, 263511 (2007).
- [42] J. Jewell, D. Simeonov, S.-C. Huang, Y.-L. Hu, S. Nakamura, J. Speck, C. Weisbuch, Double embedded photonic crystals for extraction of guided light in light-emitting diodes. *Appl. Phys. Lett.* **100**, 171105 (2012).
- [43] S. Lee, A. Cortese, A. Mok, C. Wu, T. Wang, J. U. Park, C. Smart, S. Ghajari, D. Khilwani, S. Sadeghi, Y. Ji, J. H. Goldberg, C. Xu, P. L. McEuen, A. C. Molnar, Fabrication of Injectable Micro-Scale Opto-Electronically Transduced Electrodes (MOTEs) for Physiological Monitoring. *J. Microelectromech. Syst.* **29**, 720–726 (2020).
- [44] OWiC Technologies. <https://www.owictechnologies.com/>
- [45] A. J. Mannix, A. Ye, S. H. Sung, A. Ray, F. Mujid, C. Park, M. Lee, J.-H. Kang, R. Shreiner, A. A. High, D. A. Muller, R. Hovden, J. Park, Robotic four-dimensional pixel assembly of van der Waals solids. *Nat. Nanotechnol.* **17**, 361–366 (2022).

Acknowledgments: We thank M. Reynolds, S. Norris, S. Bharadwaj, and the Cornell Nanoscale Facility staff members for fruitful discussions.

Funding: This work was supported by the Cornell Center for Materials Research (DMR1719875), by the Air Force Office of Scientific Research (MURI: FA9550-16-1-0031), by the New Frontier Grants from the Cornell College of Arts & Sciences, by the Kavli Institute at Cornell for Nanoscale Science, and by the Cornell IGNITE Innovation Acceleration program. This work was performed in part at the Cornell NanoScale Facility, a member of the National Nanotechnology Coordinated Infrastructure (NNCI), which is supported by the National Science Foundation (Grant NNCI-2025233).

Author contributions: Y.J., A.J.C., and P.L.M. conceived the project. Y.J. and A.J.C. designed and developed the fabrication procedure for the electrical and optoelectronic devices. Y.J performed the device fabrication and integration. Y.J and C.L.S. carried out the optical characterization. A.J.C and A.C.M conducted the CMOS circuit design and integration with VCSEL. Y.J. and P.L.M. wrote the manuscript with contributions from all authors.

Competing interests: A.J.C., A.C.M., and P.L.M. are the co-founders of OWiC Technologies, Inc., a company developing microscopic optical smart ID tags that are fabricated in part using the BLAST process. A.J.C., A.C.M., and P.L.M. are inventors on a patent application submitted by Cornell University that covers Optical Wireless Integrated Circuits (US Patent App. 16/947,626, 2021) that are manufactured in part using the BLAST process. All other authors declare that they have no competing interests.

Data and materials availability: All data needed to evaluate the conclusions in the paper are present in the paper and/or the Supplementary Materials. Additional data related to this paper should be addressed to Paul L. McEuen.




Fig. 1. Heterogeneous Integration for Optoelectronics

(A) Si electronics and (B) GaAs or GaN μ LEDs are (C) integrated onto a single substrate to create devices such as (D) an optical upconverter. (E) False colored SEM image of an upconverter on Si. (F) Optical image of an upconverter on Si.




Fig. 2. BLAST Process.

(A) Schematic illustration of BLAST process. GaN and GaAs μ LEDs are fabricated on their native substrates (sapphire and GaAs). To better demonstrate the consistency of the transfer process, we use a combined schematic to present both GaN and GaAs μ LEDs. With prefabricated μ LEDs, BLAST includes *(i)* *bonding* the μ LEDs to a sapphire carrier wafer; *(ii)* *Lifting* the μ LEDs from their native substrates (laser lift-off for GaN μ LEDs and chemical wet etch for GaAs μ LEDs); *(iii)* *Aligning* the μ LEDs to the features on the target substrate; *(vi)* *Transferring* the μ LEDs to the target substrate, with following carrier wafer & polymer removal. **(B)** Schematics of three key steps in the transfer process. They are alignment & temporary bonding to the target substrate, hot press bonding, and carrier wafer removal using a thermal slide technique.




Fig. 3. μLED Wafer-scale Transfer.

(A) GaAs μLEDs before and transferred onto a silicon wafer. (B) Current-voltage-emission curve of the GaAs μLED before and after transfer. (C) GaAs μLED emission spectrum before and after transfer. (D) GaN μLEDs before and transferred onto a silicon wafer. (E) Current-voltage-emission curve of the GaN μLED before and after transfer. (F) GaN μLED emission spectrum before and after transfer.




Fig. 4. The Merits of BLAST Technique.

(A) Schematic illustration of donor mark, acceptor mark and aligned marks (left). Optical image (right) of alignment marks showing our transfer has precision alignment ($\sim 1\mu\text{m}$). **(B)** Optical image showing (left) the transfer has $\sim 99.9\%$ transfer yield with SU8 adhesion layer. Even without an adhesion layer like SU8, we still can get a transfer yield $> 95\%$ (right). **(C)** Optical image showing this transfer technique is able to transfer μLEDs in varied sizes from $10\mu\text{m}$ to $100\mu\text{m}$. **(D)** Optical images and height profiles showing this transfer technique can transfer μLEDs in varied heights up to $\sim 10\mu\text{m}$.




Fig. 5. Optical Upconverter.

(A) Optical images of upconverters fabricated in parallel (all scale bars are 500μm). The GaN LEDs are fabricated on sapphire and the Si PVs are fabricated on SOI. The broadband optical upconverter is made by transferring GaN LEDs from sapphire to SOI with subsequent lithographic processing. **(B)** Spectra of the excitation source (532nm laser, 660nm laser, and 808nm laser) and the upconverter's emission with a peak at 470 nm. **(C)** GaN μLED's emission power and conversion efficiency as a function of the illuminating laser's intensity. Inset is an optical image (with a 480nm optical bandpass filter) showing the upconverter emitting light.




Fig. 6. General Transfer.

(A) VCSELs fabricated on a GaAs substrate are transferred and integrated with CMOS circuits. (B) Graphene is grown and patterned on Cu (SEM images, upper) and aligned transferred onto SiO₂/Si forming bilayer graphene stacks (optical image, lower). (C) Optical pulse trains (recorded by a photodetector) generated by the VCSEL for communicating to an external reader. (D) Optical contrast profile in the red channel of the CCD image along the line cut marked in B.

Supplementary Materials for

BLAST: A Wafer-scale Transfer Process for Heterogeneous Integration of Optics and Electronics

Yanxin Ji¹, Alejandro J. Cortese², Conrad L. Smart³, Alyosha C. Molnar^{1,2,4}, and Paul L. McEuen^{2,3,4,*}

¹Department of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, USA

²OWiC Technologies, Ithaca, NY14853, USA

³Laboratory of Atomic and Solid-State Physics, Cornell University, Ithaca, NY 14853, USA.

⁴Kavli Institute at Cornell for Nanoscale Science, Cornell University, Ithaca, NY 14853, USA.

*Corresponding Author: Paul L. McEuen. plm23@cornell.edu

Table of Contents:

Upconverter Fabrication

Upconverter Optical Measurements

Figures S1-S13

Upconverter Fabrication

GaN μLEDs Fabrication: The GaN heterostructure is epitaxially grown on a patterned sapphire wafer (Xiamen Powerway Advanced Material Co., Ltd.). ICP RIE etching with $\text{BCl}_3/\text{Cl}_2/\text{Ar}$ is employed to expose the n-type GaN layer. The deposition of Pd/Au (50nm/50nm) n-contacts and Ti/Au (25nm/100nm) p-contacts is carried by e-beam evaporation. Contacts are annealed at 660°C in Ar for 1min. SiO_2 encapsulation layer is deposited via PECVD and patterned via CHF_3/O_2 based RIE etching. Ti/Pt (5nm/100nm) contacts protection layer is sputtering deposited and annealed at 350°C. μLEDs' geometries are defined by ICP RIE with $\text{BCl}_3/\text{Cl}_2/\text{Ar}$ to etch to the sapphire substrate. Following that, we deposit a layer of Cr/Au (50nm/150nm) surrounding the μLEDs as the laser shielding layer.

Silicon PV Array Fabrication: Silicon PVs are fabricated on SOI substrates with a 2μm device layer and a 500nm BOX layer. We spin-coat spin-on glass on the SOI substrate and anneal it at 1000°C to dope the device layer to form PN junction. The glass is etched away in 6:1 BOE. The n-contact layer is exposed by ICP dry etch (HBr). PV mesa is outlined by ICP dry etch (HBr). The contacts and interconnects are deposited via DC sputtering of Ti/Pt. We spin-coat 500nm SU8 and pattern it as the adhesion layer for μLED transfer.

μLED and Silicon PV Array Integration: We spin ~5μm PMMA onto the GaN μLEDs and attach the μLEDs to a sapphire wafer coated with ~10μm PPC using a hot press under the temperature and pressure at 135°C and 1.5bar. Laser lift-off is employed to delaminate the sapphire substrate (193nm ArF excimer laser, beam size: 220μm*220μm; beam energy density: 2000mJ/cm²). The stack is then placed on a 45°C hotplate to melt the gallium and the sapphire native substrate is removed via mild mechanical force. Following that, the Ga residual is etched away in HCl: $\text{H}_2\text{O}(5:1)$. By using an alignment system, the μLEDs are aligned with the PVs via alignment marks.

We drop water to the SOI substrate (to see clearly through PPC/PMMA since the patterns on the PSS substrate are copied to the PMMA layer) and bring the μ LEDs and SOI substrate into contact. We then ramp the stage temperature from room temperature to 100°C for temporal bonding. Afterward, we bring the stack to a hot press, keeping pressing at 0.7 bar and 155°C for 15-30min. We then melt the PPC on a hotplate at 160°C allowing the slide removal of the sapphire carrier substrate. In the end, we remove the PPC and PMMA residual in acetone. After transfer, we deposit 300nm SiO₂ via PECVD as the dielectric pinning layer and pattern it via CHF₃/O₂ based RIE etching. The interconnects between PV array contacts and μ LED contacts are made by sputtering deposition with Ti/Pt (10nm/100nm).

Upconverter Optical Measurements

Optical Measurements Setup: 532nm (CW laser, MGL-III-532-200mW, Ready Laser), 660nm (laser diode, Thorlabs), and 850nm laser (laser diode, Thorlabs) were used to excite the upconverter. For input vs. output and upconverter efficiency measurements, we adapted the 660nm red laser and an upconverter with nine 30 μ m*30 μ m PV and one 75 μ m LED. The measurements were performed with an upright microscope (BX51W1, Olympus) for laser illumination and upconverter emission measurements. The setup is shown in Figure S9. The laser output firstly passes through a beam expander (Thorlabs) and then is collimated into the microscope. A dichroic mirror is placed in the microscope to reflect the red laser light into the back of a 20X objective (Olympus) to illuminate the upconverter. The blue light emitted by the upconverter is collected by the 20X objective and passes through the dichroic mirror. The blue light is further filtered by a bandpass filter (HQ480/40X, Chroma) and reaches a silicon photodetector (DET36A, Thorlabs). The current generated by the Si photodetector is amplified by a current preamplifier (1211, Ithaco) and recorded with a digital oscilloscope (5242D, Picoscope).




Fig. S1.

(A) Schematic illustration of the alignment system. **(B)** Photo showing key components of the alignment system.




Fig. S2.

Photos showing the key steps of GaAs μLED wafer-scale transfer.




Fig. S3.

Photos showing the key steps of GaN μLED wafer-scale transfer.

GaAs




Fig. S4.

Optical photos comparing devices before and after transfer (GaAs). Scale bars are 500μm.

GaN




Fig. S5.

Optical photos comparing devices before and after transfer (GaN).




Fig. S6.

Alignment marks demonstrating ~1 μm alignment accuracy across a 20mm*20mm chip.




Fig. S7.

μ LEDs with varied heights.




Fig. S8.

Schematic illustration of the upconverter integration process.




Fig. S9.

Schematic illustration of the optical setup for measuring upconverters.




Fig. S10.

Silicon PVs are fabricated on an SOI substrate and then transferred onto a transparent glass substrate through BLAST.




Fig. S11.

(A) Schematic illustration of the silicon PVs transferred from an SOI substrate to a glass substrate through BLAST. (B) Photos showing the key steps of the PV BLAST transfer process.




Fig. S12.

(A) With electrical probes on, VCSELs are tested to be functional after being transferred to the CMOS circuits. **(B)** Optical image showing VCSELs wired up with integrated circuits through post-transfer standard lithographic processing. **(C)** Optical image (with IR filter) of OWiCs in operation.




Fig. S13.

(A) Optical photo of large-scale bilayer graphene array. (B) The red channel of hexagonal bilayer graphene's CCD image. The red line cut corresponds to the optical contrast profile in **Fig. 6D**. (C) Schematic illustration of aligned bilayer graphene fabrication.