```
always (clk) q c d ;
//在荷马比上升到时候,我们vcd,正边加越发器模型
always * posedge clk q c d ;
//在荷马比下海的时候,我们vcd,此边加越发器模型
always * mapadge clk q c d ;
//在荷马比下海的时候,在小上升洞时间就给你,不是存近中可读
q = $ posedge clk d ;
   //(Ligeneral delay control initial begin with the property of the control initial begin at the control initial begins at some control initial begins at some control initial begins at the c
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ///2]nmbedded delay control initial begin vulne_embed = 1; vulne_embed = 1; vulne_embed = 10 vulne_embed = 18 vulne_embed = 
end

///3/single delay control
initial beginder 1:
210;
single value_test://10ms, value_test=0
845;
value_single = value_test://15ms, value_test=1
830;
single = value_test://85ms, value_test=0
value_single = value_test://85ms, value_test=0
value_single = value_test://10ms, value_test=0
value_single = value_test://15ms, value_test=1
end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  'timescale 1ns/1ns
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  module test ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //(1) while-loop sentense
reg [3:0] counter;
initial begin
counter = 'b0;
while (counter<=10) begin
#10;
counter = counter + 1'b1;
end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end
//(2) for-loop sentense
integer | ;
reg [3:0] counter2;
initial begin
counter2 = 'b';
for [e:0] i<=10; i=i+1) begin
s10;
counter2 = counter2 + 1'b1;
end
end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end
//(3) repeat-loop sentense
reg [3:0] counter3;
initial begin
counter3 = "00;
repeat (11) begin
#10;
counter3 = counter3 + 1"b1;
end
end
// vending-machine
// 2 yuan for a bottle of drink
// only 2 coins supported: 5 jiao and 1 yuan
// finish the function of selling and changing
module vending machine_p3 {
   imput clk,
   imput rstn ,
   imput ling coin / Ol for 0.5 line, 10 for 1 year
   output [1:0] change,
   output sell //output the drink
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //(3)
reg clk;
reg rstn;
reg enable;
reg [3:0] buffer [7:0];
integer j;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  integer j;

initial begin 
clk = 0;

rstn = 1;

enable = 0;

#3;

rstn = 0;

#3;

rstn = 1;

enable = 1;

forever begin 
clk = rclk;

#5;

end 
end
                            //anchine state decode
parameter IDLE = 3'do; //所有可能的状态列出来
parameter GETIO = 3'd1;
parameter GETIO = 3'd2;
parameter GETIS = 3'd3;
                         '(D) state transfer

alrege n posedge clk or negedge retn) begin

if Urstal begin

st_cur (~ 'b0 ; //優位, 状态の

end

else begin

st_cur (~ st_next ; //優位完成, 在影神的上升品, 状态转变
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  always @(posedge cik or negedge rstn) begin j=0; if (Irstn) begin repeat (8) begin buffer[j] <= 'b0; j=j+1; end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end
end
else ii (enable) begin
repeat (8) begin
@(posedge cik) buffer[j] <= counter3;
j=j+1;
end
end
end
                     ed

(/2) state writch, using block assignment for combination-logic

//all case items need to be displayed completely

always etc. begin

//c. part = st.cur: // 加索条件选择电子处 - 可以数别的调除latch

//c. part = st.cur: // 用条件选择 - 还成款的调解latch

case (coin)

2 boi: st.next = GETIO ;

defenit: st.next = GETIO ;

2 boi: st.next = GETIO ;

2 boi: st.next = GETIO ;

2 boi: st.next = GETIO ;

defenit: st.next 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //stop the simulation
always begin
#10;
if ($time >= 1000) $finish;
end
                                                                                                 st_next = IDLE;

default: st_next = GETIS;
endcase
default: st_next = IDLE;
                                ///09 output logic, using mon-block assignment
reg [1:0] change r:
reg sell_r:
reg (1:0) change r:
reg sell_r:
reg (1:0) change r:
reg (1:0) chan
                                                         set1: 1

ed 

ed 

else if ('st_cur = CET15 & coin =2' h1)

|| (st_cur = CET10 & coin =2' d2)) begin

change r 

c 2' b0 ;

sell_r 

c 1' b1 ;
                                                         endmodule
module test ;
                         //clock generating parameter CVCLE_200Mbz = 10 ; //頒介別符 always begin clk = 0 ; m(CVCLE_200Mbz/2) ; cdk = 1 ; m(CVCLE_200Mbz/2) ; end
                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Maximitian generating |
| Teq (3-0) | but oper : //store state of the but operation |
| Superation | Superation |
|

 状态转移case
 毎个状态+輸入=輸出
```

```
end

//case(3) 0.5 → 1 → 0.5
=16:
buy oper = 10'b00_0001_1001:
repest(5) begin
@(ingedge clk):
coin = buy.oper[1:0]:
buy_oper = buy_oper >> 2:
end
                                //case(4) 0.5 -> 0.5 -> 0.5 -> 1, taking change
                                      i;
y_oper = 10'b00_1001_0101;
post(s) bogin
    @(negodge clk);
coin = buy_oper[1:0];
buy_oper = buy_oper >> 2;
                 //(1) mealy state with 3-stage vending machine p3 u mealy p3 clk (clk), rstn (rstn), coin (coin), change (change), sell (sell)
               //simulation finish
always begin
#100.
                                                                                                                                                                                                                            下面对乘此执行过程的中间状态进行保存,以使危水工作
只要按能能住下干,没有计数???那这么得?看懂了但不理解,再看看
下一个是欢昨日,毕竟这是个cell
modula mult_cell
parameter V-4。
parameter V-4。
          下面通过学习一个乘法器流水线例程理解一下流水线的工作方式
*II-ditts://www.usoob.com/wscoob/vsings/fin hamb
        首先对泰法器讲行一个非流水线设计
                                                                                                                                                                                                                                                                                                                                                                                                                                           这个应该才是和第一个单周期相提并论的模块
                                                                                                                                                                                                                                         milt. // 未要你也是我们

milt. // 未要你

milt. // **

milt.
                                                                                                                                                                                                                                                                                                                                                                                                                                                      wire N-M-1:0 mult1_t M-1:0 = mult2_t M-1:0 = mult2_t M-1:0 = mult2_t M-1:0 = mult1_acc_t N-1:0
                                                                                                                                                                                                                                                                                                                                                                                                                                                        //第一次例化相当于初始化,不能用 generate 语句
mult_cell #(.N(N), .M(M))
u_mult_step0
                                                                                                                                                                                                                                                                                                                                                                                                                                                         end
else begin
ent <= 'b0
end
                                                                                                                                                                                                                                                    //maltiply
reg M*1:0| milt2.shift:
reg M*8:10| milt1.shift:
reg M*8:10| milt1.shift:
reg M*8:10| milt1.sec:
reg M*8:10| milt1.sec:
begin
fi (retur begin
milt1.shift (* '80 :
milt1.shift (* '80 :
milt1.sec (* '80 :
                                                                                                                                                                                                                                                                                                                                                                                                                                                            /多次模块例化,用 generate 语句
MAYNET i :
                                                                                                                                                                                                                                                                                                                                                                                                                                           //只有cell乘法是停不下来的
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              u mult_step

(-cik (cik),
-rstn (rstn),
-en (rdy_t[-1]),
-en (mult_t[-1]),
-en (mul
                            WebSEE

ed

class ff (cat != M begin
multi_shift (* multi_shift < 1; // 接着音楽2
multi_shift (* multi_shift >> 1; // 接着音楽2
multi_shift (* multi_shift >> 1; // 集故右8, 方復列等
// 河条電台ボルルボラル, 力能の
multi_shift (* multi_shift) (* multi_shift; multi_shc; *
multi_shift (* 150; multi_shift (* 150; multi_shift) (* 150; multi_shift)

ed

ed

ed
                                                                                                                                                                                                                                                                                                                                                                                                                                                        assign res_rdy = rdy_t[M-1];
assign res = mult1_acc_t[M-1];
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               看不懂了,对着图像理解一下
                                                                                                                                                                                                                                                                                                                                                                                                                                               andmodule data_rdy ;
            See N-1:01 multi-
reg N-1:01 multi-
vire res_rdy;
vire res_rdy;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1 E
                                                                                                                                                                                                                                                                                                                                                                                                                                                        //driver
initial begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                             end else if (cnt = M) begin res r (= multi_acc; //来法周期结束时输出结果 ...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     res_rdy_r (= 1'b0;

end
else begin
res_rdy_r (= 'b0;
res_rdy_r (= 'b0;
end
                 assign res_rdy = res_rdy_r;
assign res = res_r;
                 module
                                                                                                                                                                                                                                                                                                                                                                                                                                          好的,已经成功看懂,单周期运行与testbench代码了
timescale lns/lns
                                                                                                                                                                                                                                                                                                                                                                                                                                                    明白了,主要是寄存器,把每一步的结果都进行寄存,然后按顺序进行输出
                                                                                                                                                                                                                                                                                                                                                                                                                                                        //自校验
reg error_flag : //明紀數记下来是为了自校验,那段事了
always @(posedge clk) begin
        //no pipeline
reg data_rdy_low
reg [N-1:0] mult1_low ;
reg [M-1:0] mult2_low ;
vire [M-N-1:0] res_low ;
vire res_rdy_low
                                                                                                                                                                                                                                                                                                                                                                                                                                                        //使用任务周期撤拾
tank mult_data_in;
input_M-N-1:0] multl_task, mult2_task;
begin
wait(!test.u_mult_low.res_rdy); //not
                                                                                                                                                                                                                                                                                                                                                                                                                                                            .clk
.rstn
.data_rdy
.mult1
```

ok,到此为止我认为对了verilog语言以及modelism模拟器有了初步的了解下面正式开始作业