Introduction GPUs GPU-(D)BE Results Conclusions

Introduction

• Every new desktop/laptop is now equipped with a graphic processing unit (GPU).


- GPU = Massively Parallel Architecture.
- For most of their life, such GPUs are idle.
- General Purpose GPU applications:







Deep Learning



Numerical Analysis MathWorks MATLAB



(Distributed) Constraint Optimization

- A (*D*)*COP* is a tuple $\langle X, D, F, (A, \alpha) \rangle$, where:
 - *X* is a set of variables.
 - *D* is a set of finite domains.
 - F is a set of utility functions: $f_i : \times_{x_i \in scope(f_i)} D_j \mapsto \mathbb{N} \cup \{0, -\infty\}$
 - *A* is a set of agents, controlling the variables in *X*.
 - α maps variables to agents.
 - GOAL: Find a utility maximal assignment.


$$\mathbf{x}^* = \arg \max_{\mathbf{x}} \mathbf{F}(\mathbf{x})$$


$$= \arg \max_{\mathbf{x}} \sum_{f \in \mathbf{F}} f(\mathbf{x}|_{\text{scope}(f)})$$



Graphical Processing Units (GPUs)

- A GPU is a massive parallel architecture:
 - Thousands of multi-threaded computing cores.
 - Very high memory bandwidths.
 - ~80% of transistors devoted to data processing rather than caching.






However:

- GPU cores are slower than CPU cores.
- GPU memories have different sizes and access times.
- GPU programming is more challenging and time consuming.




Execution Model

- A Thread is the basic parallel unit.
- Threads are organized into a Block.
- Several **warps** are scheduled for the execution of a GPU function.
- Several Streaming Multiprocessors,
 (SD) scheduled in parallel.
- Single Instruction Multiple Thread (SIMT) parallel model.






- The GPU memory architecture is rather involved.
- Registers
- Shared memory
- Global memory






- The GPU memory architecture is rather involved.
- Registers
 - Fastest;
 - Only accessible by a thread;
 - Lifetime of a thread.
- Shared memory
- Global memory






- The GPU memory architecture is rather involved.
- Registers
- Shared memory
 - Extremely fast;
 - Highly parallel;
 - Restricted to a block.
- Global memory






- The GPU memory architecture is rather involved.
- Registers
- Shared memory
- Global memory
 - Typically implemented in DRAM;
 - **High access latency** (400-800 cycles);
 - Potential of **traffic congestion**.





- The GPU memory architecture is rather involved.
- Registers
- Shared memory
- Global memory
- **Challenge**: using memory effectively -- likely requires to redesign the algorithm.





Host



Device





Host



Device



cudaMalloc(&deviceV, sizeV);

cudaMemcpy(deviceV, hostV, sizeV, ...)

data

Global Memory




Host



cudaKernel<nThreads, nBlocks>()

Device





Global Memory



Host



Device



cudaMemcpy(hostV, deviceV, sizeV, ...)



Global Memory



- Dynamic Programming procedures to solve (D)COPs.
- Both procedures rely on the use of two operators:
- **Projection Operator:** $\pi_{-xi}(f_{ij})$

Xi	Xi	TI			
$\frac{\lambda_1}{0}$	0	5		хj	U
0	1	8	──	0	20
1	0	20		1	8
1	1	3			
	f_{ij}				

• Aggregation Operator: $f_{ij} + f_{ik}$



- Dynamic Programming procedures to solve (D)COPs.
- Both procedures rely on the use of two operators:
- **Projection Operator:** $\pi_{-xi}(f_{ij})$

Xi	Xi	U				
0	0	5			хj	U
0	1	8	$\frac{1}{2}$ max(5, 20)		0	20
1	0	20		,	1	8
1	1	3				
	$\overline{f_{ij}}$					

• Aggregation Operator: $f_{ij} + f_{ik}$



- Dynamic Programming procedures to solve (D)COPs.
- Both procedures rely on the use of two operators:
- **Projection Operator:** $\pi_{-xi}(f_{ij})$

Xi	Xi	U	-				
0	0	5	-			хj	U
0	1	8				0	20
1	0	20	7	$\max(8, 3)$		1	8
1	1	3	/'		,		
	f_{ij}		-				

• Aggregation Operator: $f_{ij} + f_{ik}$



- Dynamic Programming procedures to solve (D)COPs.
- Both procedures rely on the use of two operators:
- Projection Operator: $\pi_{-xi}(f_{ij})$
- Aggregation Operator: $f_{ij} + f_{ik}$

Xi	x _i	U
0	0	5
0	1	8
1	0	20
_1	1	3

			_	
Xi	x_{k}	U		
0	0	2		
0	1	6		
1	0	11		
1	1	4		
	f_{ij}	j	-	

X_i	Xį	x_k	U
0	0	0	7
0	0	1	11
0	1	0	10
0	1	1	14



- Dynamic Programming procedures to solve (D)COPs.
- Both procedures rely on the use of two operators:
- **Projection Operator:** $\pi_{-xi}(f_{ij})$
- Aggregation Operator: $f_{ij} + f_{ik}$

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Xi	Xi	U	•				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	0	5					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	1	8					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	0				X;	Χı	U
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	3	5 + 2 = 7	0	0	0	7
0 0 2 0 1 1 1 0 11 0 1 1 1 1 1					0	0	1	11
0 1 6 1 0 11	Xi	X _k	U		0	1	0	10
1 0 11	0	0	2		0	1	1	14
• • •	0	1	6					
1 1 4	1	0	11			• • •		
$\frac{f_{ij}}{f_{ij}}$	1							




- Dynamic Programming procedures to solve (D)COPs.
- Both procedures rely on the use of two operators:
- **Projection Operator:** $\pi_{-xi}(f_{ij})$
- Aggregation Operator: $f_{ij} + f_{ik}$

$\overline{X_i}$	Xi	U					
0	0	5	_				
0	1	8					
1	0	20			Xi	x_k	U
1	1	3	5 + 6 = 11	0	0	0	7
			A A	0	0	1	11
Xi	x_k	U		0	1	0	10
0	0	2		0	1	1	14
0	1	6					
1	0	11				,	
_1	1	4					
	f_{i}	i					



Imposes an ordering on the problem's variables.




$$X = \{x_1, x_2, x_3\}$$

$$X = \{x_1, x_2, x_3\}$$

 $F = \{f_{12}, f_{13}, f_{23}\}$




2. Selects the variable x_i with highest priority, and it creates a **bucket**:



$$B_{i} = \left\{ f_{j} \in \mathbf{F} | x_{i} \in scope(f_{j}) \land i = \max\{k | x_{k} \in scope(f_{j})\} \right\}$$


$$X = \{x_1, x_2, x_3\}$$
 $B_3 = \{f_{13}, f_{23}\}$
 $F = \{f_{12}, f_{13}, f_{23}\}$






$$X = \{x_1, x_2, x_3\}$$
 $B_3 = \{f_{13}, f_{23}\}$
 $F = \{f_{12}, f_{13}, f_{23}\}$






$$X = \{x_1, x_2, x_3\}$$
 $B_3 = \{f_{13}, f_{23}\}$
 $F = \{f_{12}, f_{13}, f_{23}\}$





$$X = \{x_1, x_2, x_3\}$$
 $B_3 = \{f_{13}, f_{23}\}$
 $F = \{f_{12}, f_{13}, f_{23}\}$






$$X = \{x_1, x_2, x_3\}$$
 $B_3 = \{f_{13}, f_{23}\}$
 $F = \{f_{12}, f_{13}, f_{23}\}$



- 4. It updates the set of variables: $\mathbf{X} \leftarrow \mathbf{X} \setminus \{x_i\}$
- 5. It updates the set of functions: $\mathbf{F} \leftarrow (\mathbf{F} \cup \{f_i'\}) \setminus B_i$




$$X = \{\mathbf{x}_1, \ \mathbf{x}_2\}$$

$$F = \{f_{12}, f_3'\}$$

$$B_2 = \{f_{13}, f_3'\}$$




Repeat...



$$X = \{x_1, x_2\}$$

$$F = \{f_{12}, f_3'\}$$


- **DPOP** is a distributed version of BE.
- It operates on a Pseudotree ordering of the constraint graph.





GPU-(D)BE

- BE and DPOP complexity: $O(d^{w^*})$. d = max. domain size; w^* = induced width of the constraint graph.
- Can the projection and aggregator operators be executed in parallel?
- Do they fit the SIMT parallel model?



\mathbf{x}_1	\mathbf{x}_3	U
$\frac{x_1}{0}$	$\frac{x_3}{0}$	5
0	1	8
1	0	20
1	1	3
X ₂	\mathbf{x}_3	U
$\frac{x_2}{0}$	$\frac{x_3}{0}$	5
$\begin{array}{c} x_2 \\ \hline 0 \\ 0 \end{array}$	$\begin{array}{c} x_3 \\ 0 \\ 1 \end{array}$	
		5
0	1	5 8


X_1	x ₂	U
0	0	max(5 + 5, 8 + 8) = 16
0	1	$\max(5 + 20, 8 + 3) = 25$
1	0	$\max(20 + 5, 3 + 8) = 25$
1	0	max(20 + 20, 3 + 3) = 40

$$f_3' = \pi_{-x3} (f_{13} + f_{23})$$



GPU-(D)BE

- BE and DPOP complexity: $O(d^{w^*})$. d = max. domain size; w^* = induced width of the constraint graph.
- Can the projection and aggregator operators be executed in parallel?
- Do they fit the SIMT parallel model?
- **Obs.**: The computation of each row of the Utility tables is independent from the computation of other rows.



X ₁	X_3	U
0	$\frac{x_3}{0}$	5
0	1	8
1	0	20
1	1	3
x ₂	X_3	U
$\frac{x_2}{0}$	x ₃	5
$\begin{array}{c c} x_2 \\ \hline 0 \\ 0 \\ \end{array}$	0 1	
		5
0	1	5 8


	x ₁	X ₂	U
\longrightarrow	0	0	max(5 + 5, 8 + 8) = 16
\longrightarrow	0	1	$\max(5 + 20, 8 + 3) = 25$
\longrightarrow	1	0	$\max(20 + 5, 3 + 8) = 25$
\longrightarrow	1	0	$\max(20 + 20, 3 + 3) = 40$

$$f_3' = \pi_{-x3} (f_{13} + f_{23})$$



Algorithm design and data structure


- Limit the amount of host-device data transfers.
 - Static Entities: require a single data transaction.
 - Variables; Domains; Utility functions; Constraint Graph.
 - Dynamic Entities: might require multiple data transactions.
 - Utility tables.
- Minimize the accesses to the **global memory**.
 - Padding Utility Tables' rows; Perfect hashing.
- Ensure data accesses are coalesced.
 - Mono-dimensional array organization;





Parallel Projection and Aggregation

- Mapping between the f_i table rows and the CUDA blocks:
 - Each **thread** in a block is associated to the computations of one permutation of values in $scope(f_i')$.
 - 1 **block** = 64k threads $(1 \le k \le 16)$.
 - k depends on the architecture and it is chosen so to maximize the number of threads that can be scheduled concurrently.
- **Obs.**: Max number of parallel f_i table rows is M = |SM| 64k
 - In our experiments, |SMs| = 14 and k = 3. Thus M = 2688.






- |Di| = 5;
- p2 = 0.5;
- timeout = 300s

Regular Grid Networks

- CPU: 2.3GHz, 128 GB RAM
- GPU: 14 SMs, 837MHz.



Speedup

avg. max.: 125.1x avg. min.: 42.6x


- Similar trends at increasing |Di|.
- Similar trends for DPOP vs GPU-DBE



- |Di| = 5;
- p2 = 0.5; p1 = 0.3;
- timeout = 300s

Random Networks

- CPU: 2.3GHz, 128 GB RAM
- GPU: 14 SMs, 837MHz.



Speedup

avg. max.: 69.3.x avg. min.: 16.1x


- Similar trends at increasing |Di|.
- Similar trends for DPOP vs GPU-DBE



- |Di| = 5;
- p2 = 0.5;
- timeout = 300s

Scale Free Networks

- CPU: 2.3GHz, 128 GB RAM
- GPU: 14 SMs, 837MHz.



Speedup

avg. max.: 34.9.x avg. min.: 9.5x

- Similar trends at increasing |Di|.
- Similar trends for DPOP vs GPU-DBE



Lesson Learned #1


- The f_i table size increases exponentially with w^* .
- Limited GPU global memory (2GB).
- f_i table + B_i tables, to be used in the aggregation operation, might exceed global memory capacity!
- Partition f_i computations in multiple chunks.
- Alternates GPU and CPU to compute f_i .
 - GPU: Aggregates the functions in B_i excluding those which do not fit in the global memory.
 - CPU: Aggregates the other functions in B_i ; Projects out the variable x_i .



- |A| = 10; |Di| = 5;
- p2 = 0.5;
- timeout = 300s

Random Networks

- CPU: 2.3GHz, 128 GB RAM
- GPU: 14 SMs, 837MHz.




Phase Transition $p_1 = 0.4$

• small p_1 correspond to smaller w^*



Lesson Learned #2

- Host and Device concurrency.
- Possible when the f_i tables are computed in **chunks**.
- It may hide host-device data transfers as byproduct.





Discussion

- Exploiting the integration of CPU and GPU is a key factor to obtain competitive solver performance.
- How to determine good tradeoffs of such integration?
- GPU:
 - Repeated, non memory intensive operations;
 - Operations requiring regular memory access;
- · CPU:
 - Memory intensive operations;



Conclusions

- Exploit GPU-style parallelism from DP-based (D)COPs resolution methods.
- GPU-(D)BE: Exploits GPUs to parallelizes the **aggregation** and **projection** operators.
- Observed different speedup, ranging from 34.9 to 125.1, based on several network topologies.
- Discussed several possible optimization techniques.

FUTURE WORK:


- Exploit GPUs in DP-based propagators.
- Investigate GPUs in higher form of consistency.



Exploiting GPUs in Solving (Distributed) Constraint Optimization Problems with Dynamic Programming

F. Fioretto, T. Le, E. Pontelli, W. Yeoh, T. Son

Thank You!





Ferdinando Fioretto

New Mexico State University, University of Udine

Email: ffiorett@cs.nmsu.edu

Web: www.cs.nmsu.edu/~ffiorett

