

SECOND SEMESTER DIPLOMA EXAMINATION IN ENGINEERING
AND TECHNOLOGY
(Common to BM / EC / EL)

BASIC ELECTRONICS CIRCUITS
MODEL QUESTION PAPER – SET-1

Time: 3 hours

Maximum Marks: 75

PART A

I. Answer all questions in one word or one sentence. Each question carries one mark.

(9 x 1 = 9 Marks)

1	An intrinsic semiconductor at absolute zero temperature behaves like	M 1.01	U
2	Name a trivalent impurity used in extrinsic semiconductor.	M 1.01	R
3	Write the equation to calculate the dynamic resistance of a forward biased diode.	M 1.03	R
4	In a transistor region is larger in size and medium in doping.	M 2.01	R
5	Draw symbol of PNP transistor and mark its terminals.	M 2.01	R
6	FET is a controlled device.	M3.01	R
7	Draw the equivalent circuit of a UJT.	M3.01	R
8	State the relationship between X_c and R in a good RC differentiator circuit.	M 4.03	R
9	State the need of filter in rectifier circuit.	M 4.02	U

PART B

II. Answer any eight questions from the following. Each question carries 3 marks

(8 x 3 = 24 Marks)

1	Differentiate drift current and diffusion current.	M 1.02	U
2	Define the terms forward voltage drop, maximum forward current, and peak inverse voltage of PN diode.	M 1.04	R
3	Define reverse saturation current in PN diode.	M 1.03	R
4	Define barrier potential in PN junction.	M 1.02	R


5	Compare emitter, base and collector regions in a BJT.	M 2.01	R
6	Derive the expression for β in terms of β_F .	M 2.03	U
7	Explain the transistor action.	M 2.05	U
8	State why CE configuration is widely used in amplifiers.	M 2.04	R
9	Draw VI characteristics of UJT and mark operating regions.	M 3.03	R
10	Differentiate linear and non linear wave shaping circuits.	M 3.03	U

PART C

Answer all questions. Each question carries seven marks

(6 x 7 = 42 Marks)

III	Compare intrinsic and extrinsic semiconductor.	M 1.01	R
	OR		
IV	Draw the atomic structure and explain the formation of N type semiconductor.	M 1.01	U
V	With the help of a sketch explain the operation of NPN transistor.	M 2.02	U
	OR		
VI	Draw output characteristics of NPN transistor in CE configuration, and explain various operating regions.	M 2.04	U
VII	Draw structure of N channel JFET and explain its principle of operation.	M 3.01	U
	OR		
VIII	Draw the drain characteristics of N channel depletion type MOSFET. Compare MOSFET and JFET.	M 3.03	R
IX	Draw drain characteristics of N channel JFET, and discuss various operating regions.	M 3.03	U
	OR		
X	Draw the structure and explain the working of N channel depletion type MOSFET	M 3.02	U
XI	Design a diode circuit to develop an output as shown, and explain operation. Assume the diode is ideal, and suitable sine wave as	M 4.04	A

	input.  OR		
XII	Design a diode circuit to shift the base of the sine wave input $V_m \sin \omega t$ to $-V_m$, and explain operation	M 4.04	A
XIII	Draw circuit diagram and explain operation of RC differentiator. OR	M 4.03	U
XIV	Draw a voltage quadrupler circuit, and explain its operation.	M 4.05	U

SECOND SEMESTER DIPLOMA EXAMINATION IN ENGINEERING
AND TECHNOLOGY
(Common to BM / EC / EL)

BASIC ELECTRONICS CIRCUITS
MODEL QUESTION PAPER – SET-2

Time: 3 hours

Maximum Marks: 75

PART A

I. Answer all questions in one word or one sentence. Each question carries one mark.

(9 x 1 = 9 Marks)

1	Name any donor type impurity used in extrinsic semiconductor.	M 1.01	U
2	The width of depletion layer within a PN junction increase with bias.	M 1.02	R
3	 configuration offers highest voltage gain.	M 2.04	R
4	In saturation mode of operation, collector base junction has bias.	M 2.02	R
5	A field effect transistor operates using carriers only.	M 3.01	R
6	Operation of a N channel depletion type MOSFET needs a gate voltage.	M 3.02	R
7	Draw the symbol of N channel MOSFET	M 3.01	R
8	State equation for calculating DC output voltage in a centre tap full wave rectifier.	M 4.01	R
9	 is the output of an integrator when the input is rectangular wave.	M 4.03	U

PART B

II. Answer any eight questions from the following. Each question carries 3 marks

(8 x 3 = 24 Marks)

1	List the features of intrinsic semiconductor.	M 1.01	R
2	Draw the energy band diagram of conductor, semiconductor and insulator.	M 1.03	R



3	Draw forward VI curve of a diode and show how to calculate static and dynamic resistance.	M 1.03	R
4	Explain zener breakdown.	M 1.03	U
5	State biasing conditions for active, saturation and cut-off modes of operation in a BJT.	M 2.02	R
6	Draw transfer characteristics of N channel depletion type MOSFET, and mark various regions.	M 3.03	R
7	Write note on pinch off voltage of JFET.	M 3.02	U
8	Define dynamic drain resistance, trans-conductance, and amplification factor for JFET.	M 3.03	R
9	Draw transfer curve of N channel JFET. Write expression for drain current in terms of maximum drain current and pinch off voltage.	M 3.03	R
10	Compare capacitor and inductor type filters used in power supplies.	M4.02	R

PART C

Answer all questions. Each question carries seven marks

(6 x 7 = 42 Marks)



III	Draw the atomic structure and explain the formation of P type semiconductor.	M 1.01	U
	OR		
IV	Draw a sketch and explain the formation of PN junction and depletion region.	M 1.02	U
V	Draw the symbol of NPN and PNP transistor. Draw structure of NPN transistor and explain features of different sections.	M 2.01	U
	OR		
VI	Draw output characteristics of NPN transistor in CB configuration, and explain various operating regions.	M 2.04	U
VII	Draw input characteristics of NPN transistor in CE configuration, and explain the behaviour. Show how input resistance is calculated.	M 2.04	U
	OR		
VIII	Draw sketch and explain mechanism of current flow and current relations in NPN transistor.	M 2.02	U


IX	Compare JFET and BJT.	M 3.04	R
	OR		
X	Draw structure and explain working of UJT.	M 3.02	U
XI	Draw circuit diagram and explain operation of RC integrator.	M 4.03	U
	OR		
XII	Draw circuits and explain operation of half wave and full wave voltage doubler.	M 4.04	U
XIII	Design a diode circuit to develop an output as shown, and explain operation. Assume the diode is ideal, and suitable sine wave as input 	M 4.04	A
	OR		
XIV	Design a diode circuit to develop an output as shown, and explain operation. Assume the diode is ideal, and suitable sine wave as input. 	M 4.04	A



Scoring Indicators



Model Question Paper Set 1



BASIC ELECTRONIC CIRCUITS




Q No	Scoring Indicators	Split score	Sub Total	Total score
	PART A			9
I. 1	Insulator		1	
I. 2	Gallium, indium, aluminium, boron(any one)		1	
I. 3	$R_d = \Delta V_f / \Delta I_f$ or change in forward voltage/change in current		1	
I. 4	Collector		1	
I. 5			1	
I. 6	Voltage		1	
I. 7			1	
I. 8	$X_c \gg R$		1	
I. 9	To remove ripple from rectifier output.		1	
	PART B			24
II. 1	Diffusion current- due to movement of carriers from a high density area to low density area in a semiconductor without	1.5	3	




	applying external potential. Drift current – due to movement of carriers inside semiconductor under influence of external field.	1.5		
II. 2	Forward voltage drop, V_F – The maximum voltage drop across diode, for a given forward current and device temperature. Maximum Forward Current $I_{F(max)}$ - is the maximum forward current allowed to flow through the device, without damaging. Peak Inverse Voltage (PIV) - is the maximum allowable Reverse operating voltage that can be applied across the diode without damage occurring to the device.	1*3	3	
II. 3	When the diode is reverse biased then the depletion region width increases, majority carriers move away from the junction and there is no flow of current due to majority carriers. But thermally produced electron hole pairs will cause current to flow in the circuit. This current is usually very small (in terms of micro amp to nano amp). Since the current is almost constant known as reverse saturation current I_{CO}.	3	3	
II. 4	 When PN junction is formed, immobile +ve ions appears near junction in N side and _ve ions on P side. This layers of charges creates field which prevents further movement of charges across junction. This is barrier potential ; about .6v for Si.	3	3	
II. 5	Emitter – supplies carriers, heavily doped , medium size. Base – passage between emitter and collector, small, light doping. Collector – collects the carriers, large, medium doping.	3	3	
II. 6	$I_e = I_b + I_c$; $I_e, I_e/I_c = I_b/I_c + I_c/I_c \Rightarrow 1/\beta = 1/\beta + 1$ $1/\beta = (1 + \beta)/\beta$ $I_e, \beta = \beta \beta / (\beta \beta + 1)$	3	3	
II. 7	A transistor transfers the input signal current from a low-resistance circuit (forward biased EB junction) to a high-resistance circuit (reverse biased CB junction).- $I_e = I_c$. This is the key factor responsible for the amplifying capability of the transistor.	3	3	
II. 8	The CE configuration provides both High Current and Voltage gain unlike other configurations like CC (High current gain but	3	3	

	voltage gain less than unity i.e 1) and CB (High voltage gain but current gain less than unity). i/p and o/p resistance are also favorable.																							
II.9		3	3																					
II.10	In the non-linear circuit, the non-linear devices like diodes are used, not have any linear relationship between the current & voltage In the linear circuits, the linear element like resistor, capacitor and inductance are used and there will be a linear relationship between the voltage and current.		3																					
	PART C			42																				
III	<table border="1"> <thead> <tr> <th>Intrinsic</th> <th>Extrinsic</th> </tr> </thead> <tbody> <tr> <td>Pure semiconductor</td> <td>Added with impurity</td> </tr> <tr> <td>Low conductivity</td> <td>High conductivity</td> </tr> <tr> <td>Temperature dependent conductivity</td> <td>Almost temp independent operation</td> </tr> <tr> <td>Thermally generated carriers only</td> <td>Added carriers</td> </tr> <tr> <td>Minority carrier only</td> <td>Minority and majority carriers</td> </tr> <tr> <td>Not much used in devices</td> <td>Used in semiconductor devices</td> </tr> <tr> <td>Equal no of electrons and holes</td> <td>Electron hole nos are different</td> </tr> <tr> <td>Fermi level is present in the middle of forbidden energy gap.</td> <td>The presence of Fermi level varies according to the type of extrinsic semiconductor.</td> </tr> <tr> <td>Energy gap is small.</td> <td>The energy gap is more than that in an intrinsic semiconductor.</td> </tr> </tbody> </table> (any 7 points)	Intrinsic	Extrinsic	Pure semiconductor	Added with impurity	Low conductivity	High conductivity	Temperature dependent conductivity	Almost temp independent operation	Thermally generated carriers only	Added carriers	Minority carrier only	Minority and majority carriers	Not much used in devices	Used in semiconductor devices	Equal no of electrons and holes	Electron hole nos are different	Fermi level is present in the middle of forbidden energy gap.	The presence of Fermi level varies according to the type of extrinsic semiconductor.	Energy gap is small.	The energy gap is more than that in an intrinsic semiconductor.	7*1	7	7
Intrinsic	Extrinsic																							
Pure semiconductor	Added with impurity																							
Low conductivity	High conductivity																							
Temperature dependent conductivity	Almost temp independent operation																							
Thermally generated carriers only	Added carriers																							
Minority carrier only	Minority and majority carriers																							
Not much used in devices	Used in semiconductor devices																							
Equal no of electrons and holes	Electron hole nos are different																							
Fermi level is present in the middle of forbidden energy gap.	The presence of Fermi level varies according to the type of extrinsic semiconductor.																							
Energy gap is small.	The energy gap is more than that in an intrinsic semiconductor.																							
IV	 In intrinsic semiconductor crystal, all atom forms covalent bonds with four adjacent atoms, no free electrons, acting as	3	7	7																				
		4																						

	insulator at absolute zero. Impurity atoms with 5 valence electrons when added, they form bonds with four atoms by sharing four outer band electrons, but fifth one pushed to next free level, where it is free to move. Every impurity atom donates one conducting electron, produce n-type semiconductors.			
V	 E-B junction forward and C-B reverse. Electrons entering emitter causes I_e flowing out. These electrons crossing junction, and few recombines with +ve carriers in base causing base current I_b. Only few electrons recombines as base width is less and doping is low, so I_b is very low. Majority of electrons from emitter crossing B-C junction and reaching collector, going to +ve terminal of V_{cb} causing collector current I_c. Collector current almost same as emitter current.	3	7	7
VI	 plot of the collector current, I_C, versus the collector-emitter voltage, V_{CE}, for various values of the base current, I_B. When $I_b=0$, cut off region, I_c is vary small (leakage current) When V_{ce} increases from zero collector current increases rapidly, $I_c = \beta I_b$.-saturation region. I_c saturates around $V_{ce}=1V$, and no much increase in I_c with V_{ce}. Active region.	3	7	7



VII	 PN junction between gate and channel; depletion region more in channel due to less doping. Drain +ve with source, and no gate voltage, drain current flows through channel. –ve gate voltage widens depletion region, drain current reduces due to narrow channel. for a set drain voltage, drain current is function of gate –ve voltage. JFET- voltage controlled device. The gate voltage at which drain current becomes zero is pinch off voltage.	3	7	7																		
VIII	 FET MOSFET <table><tr><td></td><td>Depletion mode only</td><td>Both Enhancement and Depletion modes</td></tr><tr><td>Operational modes</td><td>Depletion mode only</td><td>Both Enhancement and Depletion modes</td></tr><tr><td>Input impedance</td><td>High</td><td>Very high</td></tr><tr><td>Output resistance</td><td>Moderate</td><td>Low</td></tr><tr><td>Operational speed</td><td>Moderate</td><td>High</td></tr><tr><td>Thermal stability</td><td>Better</td><td>High</td></tr></table> (any three points)		Depletion mode only	Both Enhancement and Depletion modes	Operational modes	Depletion mode only	Both Enhancement and Depletion modes	Input impedance	High	Very high	Output resistance	Moderate	Low	Operational speed	Moderate	High	Thermal stability	Better	High	4	7	7
	Depletion mode only	Both Enhancement and Depletion modes																				
Operational modes	Depletion mode only	Both Enhancement and Depletion modes																				
Input impedance	High	Very high																				
Output resistance	Moderate	Low																				
Operational speed	Moderate	High																				
Thermal stability	Better	High																				
		3																				



IX	 Plot between I_d and V_{ds} for different V_{gs}. V_g & $V_{ds}=0$ no I_d. As V_{ds} increases, I_d increase initially- (ohmic region). Increase in V_{ds} increases reverse bias between the gate drain PN junction, increases width of depletion region in channel, restricts channel width, I_d restricted even with rise in V_{ds}. (pinch off/saturation region). At very high V_{ds}, breakdown occurs in channel, damaging channel (break down region). Increase in $-ve$ V_{gs} reduces channel width, and I_d falls for same V_{ds}	4	7	7
X	 Working of MOSFET in depletion mode No gate voltage, drain current flows due to V_{ds}. In depletion mode, negative gate potential repels electrons in channel, increases its resistance, reducing drain current. At $V_{gg}(\text{off})$, channel shuts off and drain current becomes zero. Enhancement mode - With +ve gate voltage, more electrons induced in to the channel, and drain current increases with increase in V_{gg}.	3	7	7
XI	 Biased $-ve$ clipper. During $-ve$ half cycle, and in $+ve$ half cycle for $V_i < V$, diode conducts, and o/p same as V. for $V_i > V$, diode reverse biased, o/p same as V_i.	3	7	7


XII	 -ve clamper circuit. During C charges to V_m through D. capacitor voltage V_m added with i/p voltage, like a battery, to shift o/p reference to $-V_m$.	4	7	7
XIII	 RC differentiator. $V_i = V_c + V_r$. o/p V_o is voltage across R, ie V_r. Circuit current $i = V_c / X_c = V_r / R$. If $X_c \gg R$, $V_c = V_i$. $i = q/t$; dq/dt. $Q = V_c \cdot C$. ie $i = C \frac{d(V_c)}{dt}$ or $i = C \frac{d(V_i)}{dt}$ Out put $V_o = i \cdot R$. ie o/p voltage proportional to the integral of V_i $= RC \frac{d(V_i)}{dt}$; provided $X_c \gg R$, and $RC \ll \text{period of input}$.	2	7	7
XIV	 During the positive cycle, diode D1 and D3 forward biased and , C1 charges to V_m. diodes D2 and D4 are reverse biased. During the negative cycle, through D2, C2 charges to $2V_m$, as C1 voltage added with input voltage. Similarly, C3 charges to $2V_m$ through D3 ($V_i - V_m + 2V_m$) during +ve half, and C4 to $2V_m$ during -ve half cycle. Voltage across C2 and C4 is $2V_m + 2V_m = 4V_m$	3	7	7




Scoring Indicators



Model Question Paper II
BASIC ELECTRONIC CIRCUITS


Q No	Scoring Indicators	Split score	Sub Total	Total Score
	PART A			9
I. 1	Phosphorus, antimony, arsenic, bismuth (<i>Write any one</i>)		1	1
I. 2	Reverse bias		1	1
I. 3	Common emitter		1	1
I. 4	Forward bias		1	1
I. 5	Majority carriers.		1	1
I. 6	Negative.		1	1
I. 7	N-Channel MOSFET 		1	1
I. 8	$2V_m/\pi$		1	1
I. 9	Saw tooth		1	1
	PART-B			24
II. 1	1)materials in pure form show the property of semiconductor are called intrinsic semiconductor. 2)the number of free electrons in the conduction band is equal to the number of holes in the valence band. 3)Its electrical conductivity is low. 4)Its electrical conductivity depends on temperature only. 5)It is of no practical use. (any three)	1*3	3	3
II. 2	 Conductor semiconductor insulator	1*3	3	3



II. 3	Diode, DC and ac resistance  <i>Dyanamic resistance:</i> $r_d = \Delta V_d / \Delta I_d$ <i>Static resistance:</i> $R_d = V_d / I_d$	3 * 1	3	3												
II. 4	When the high electric-field is applied across the PN junction diode, under reverse bias, then the electrons start flowing across the PN-junction, and current flows in reverse bias. Happens in diodes with thin depletion region. Generally not damaging the junction.	3	3	3												
II. 5	<table><thead><tr><th>Modes</th><th>Emitter-Base junction</th><th>Collector- Base junction</th></tr></thead><tbody><tr><td>Cutoff</td><td>Reverse</td><td>Reverse</td></tr><tr><td>Active</td><td>Forward</td><td>Reverse</td></tr><tr><td>Saturation</td><td>Forward</td><td>Forward</td></tr></tbody></table>	Modes	Emitter-Base junction	Collector- Base junction	Cutoff	Reverse	Reverse	Active	Forward	Reverse	Saturation	Forward	Forward	1*3	3	3
Modes	Emitter-Base junction	Collector- Base junction														
Cutoff	Reverse	Reverse														
Active	Forward	Reverse														
Saturation	Forward	Forward														
II. 6	 Transfer Characteristics of a MOSFET	3	3	3												
II.7	For $V_{GS}=0$ V, the value of V_{DS} at which I_D becomes essentially constant is the pinch-off voltage, V_P. For a given JFET, V_P has a fixed value. A continued increase in V_{DS} above the pinch-off voltage produces an almost constant drain current. the drain current is a function of reverse bias voltage at gate.	3	3	3												




II. 8	This is the ratio of change of drain to source voltage (δV_{DS}) to the change of drain current (δI_D) at a constant gate to source voltage ($V_{GS} = \text{Constant}$). The ratio is denoted as r_d. $r_d = \frac{\delta V_{DS}}{\delta I_D} \text{ at constant } V_{GS}$ Transconductance is the ratio of change in drain current (δI_D) to change in the gate to source voltage (δV_{GS}) at a constant drain to source voltage ($V_{DS} = \text{Constant}$). $g_m = \frac{\delta I_D}{\delta V_{GS}} \text{ at constant } V_{DS}$ The amplification factor is defined as the ratio of change of drain voltage (δV_{DS}) to change of gate voltage (δV_{GS}) at a constant drain current ($I_D = \text{Constant}$). $\mu = \frac{\delta V_{DS}}{\delta V_{GS}} \text{ at constant } I_D$	1+1+1	3	3																																	
II. 9		2	3	3																																	
II.10	<table><tr><th>Parameter</th><th>Capacitor / C Filter</th><th>Choke input /L filter</th></tr><tr><td>Place of filter</td><td>Across the load</td><td>In series with the load</td></tr><tr><td>Useful in</td><td>Reducing ripple in load voltage</td><td>Reducing ripple in load current</td></tr><tr><td>Lowest ripple in the load voltage</td><td>No load or light loads</td><td>Heavy loads</td></tr><tr><td>Suitable for</td><td>Light load applications</td><td>Heavy load applications</td></tr><tr><td>Surge current through diodes</td><td>Very high and must be controlled</td><td>Low and need not to be controlled</td></tr><tr><td>Expression for ripple factor</td><td>$RF= 1/4\sqrt{3fCR}$</td><td>$RF=R/3\sqrt{2\omega L}$</td></tr><tr><td>Size of filter</td><td>Small and compact</td><td>Bulky</td></tr><tr><td>Cost</td><td>Lowest</td><td>Moderate</td></tr><tr><td>Voltage regulation</td><td>Poor</td><td>Moderate</td></tr><tr><td>Applications</td><td>Cell charger, small eliminators</td><td>High current dc power supplies</td></tr></table> (three points)	Parameter	Capacitor / C Filter	Choke input /L filter	Place of filter	Across the load	In series with the load	Useful in	Reducing ripple in load voltage	Reducing ripple in load current	Lowest ripple in the load voltage	No load or light loads	Heavy loads	Suitable for	Light load applications	Heavy load applications	Surge current through diodes	Very high and must be controlled	Low and need not to be controlled	Expression for ripple factor	$RF= 1/4\sqrt{3fCR}$	$RF=R/3\sqrt{2\omega L}$	Size of filter	Small and compact	Bulky	Cost	Lowest	Moderate	Voltage regulation	Poor	Moderate	Applications	Cell charger, small eliminators	High current dc power supplies	3	3	3
Parameter	Capacitor / C Filter	Choke input /L filter																																			
Place of filter	Across the load	In series with the load																																			
Useful in	Reducing ripple in load voltage	Reducing ripple in load current																																			
Lowest ripple in the load voltage	No load or light loads	Heavy loads																																			
Suitable for	Light load applications	Heavy load applications																																			
Surge current through diodes	Very high and must be controlled	Low and need not to be controlled																																			
Expression for ripple factor	$RF= 1/4\sqrt{3fCR}$	$RF=R/3\sqrt{2\omega L}$																																			
Size of filter	Small and compact	Bulky																																			
Cost	Lowest	Moderate																																			
Voltage regulation	Poor	Moderate																																			
Applications	Cell charger, small eliminators	High current dc power supplies																																			
PART-C				42																																	


III	P-Type  In intrinsic semiconductor crystal, all atom forms covalent bonds with four adjacent atoms, no free electrons, acting as insulator at absolute zero. Impurity atoms with 3 valence electrons when added, they form bonds with four atoms by sharing three outer band electrons, and one bone has absence of electron. It has ability to accept one electron, like a mobile +ve charge, or known as hole. Every impurity creates one hole, produce P-type semiconductors.	3	7	7
IV	 When the N-type semiconductor and P-type semiconductor joined together free electrons from N side crosses to P side and recombines with holes. Exposing immobile +ve ions in N side, and -ve ions in P side near junction. The field thus created prevents further flow of carriers- potential barrier. This region called depletion region- with no carriers. Forward bias reduces, reverse bias increases width.	3	7	7
V	 Emitter – supplies carriers, heavily doped , medium size. Base – passage between emitter and collector, small, light doping.	2	7	7

	Collector – collects the carriers, large, medium doping.	2		
		3		
VI	 plot of the collector current, I_C, versus the collector-base voltage, V_{CB}, for various values of the base current, I_e. in saturation region V_{cb} is –ve, both junction forward biased, collector current rises with V_{cb}. V_{cb} more than zero, collector junction reverse biased, $I_c = I_e$ – i/p current (active region). For $I_e = 0$, cut off region, I_c = leakage current.	3	7	7
VII	 Input characteristics of the transistor in CE configuration Plot between i/p current I_b against i/p voltage V_{be}, for constant value of o/p voltage V_{ce}. Like diode, no current up to knee voltage ,about .6 for silicon, there after increases rapidly. I_b very low as i/p impedance very high. With high V_{ce}, I_b low as width of depletion region increases in Base region.	3	7	7

	i/p resistance $r_i = \Delta V_{be} / \Delta I_b$	1		
VIII	 The diagrams illustrate the internal structure and electrical characteristics of an NPN BJT. The left diagram shows the physical structure with N-type emitter, P-type base, and N-type collector regions. Arrows indicate the direction of current flow: I_E out of the emitter, I_B into the base, and I_C out of the collector. The base-emitter junction is forward-biased with voltage V_{BE}, and the collector-base junction is reverse-biased with voltage V_{CB}. The right diagram shows the standard circuit symbol for an NPN BJT, with terminals labeled G (Ground), B (Base), and E (Emitter). It shows I_C entering the collector, I_E leaving the emitter, and I_B entering the base. The collector-emitter voltage is V_{CE} and the base-emitter voltage is V_{BE}. A dashed box contains the equation $I_E = I_B + I_C$. E-B junction forward and C-B reverse. Electrons entering emitter causes I_E flowing out. These electrons crossing junction, and few recombines with +ve carriers in base causing base current I_B. Majority of electrons from emitter crossing base and reaching collector, going to +ve terminal of V_{CB} causing collector current I_C. So $I_E = I_B + I_C$. I_B is $\ll I_C$. so $I_E \approx I_C$.	3	7	7

IX	BJT BJT stands for bipolar junction transistor, so it is a bipolar component BJT has three terminals like base, emitter, and collector The operation of BJT mainly depends on both the charge carriers like majority as well as minority The input impedance of this BJT ranges from 1K to 3K, so it is very less BJT is the current controlled device BJT has noise The frequency changes of BJT will affect its performance It depends on the temperature It is a low cost BJT size is higher as compared with FET BJT gain is more Its output impedance is high due to high gain Difficult to fabricate in ICs FET FET stands for the field-effect transistor, so it is a uni-junction transistor FET has three terminals like Drain, Source, and Gate The operation of FET mainly depends on the majority charge carriers either holes or electrons The input impedance of FET is very large FET is the voltage-controlled device FET has less noise Its frequency response is high Its heat stability is better It is expensive FET size is low FET gain is less Its output impedance is low due to low gain Easy to fabricate in ICs	1*7	7	7
X	 Emitter region is heavily doped and close to B2. Inter base Resistance $R_{bb} = R_{b2} + R_{b1}$, R_{b2} resistance from B2 to PN junction, R_{b1} junction to B1. When biased as shown, EB1 region forward biased, which injects carriers in lower region reducing R_{b1}, under forward bias. Voltage across R_{b1} reverse biasing PN junction. Until $V_{ee} < V_d + V_{rb1}$, junction reverse biased and no emitter current (cut off). When $V_{ee} = V_d + V_{rb1}$ (peak voltage - V_p), junction forward biased, I_e start flowing, injecting carriers (conductivity modulation), to reduce R_{b1}. It reduces net reverse bias, increasing I_e even at lower V_{ee} (negative resistance region), until valley voltage, and there after, emitter voltage is almost constant, with increase in I_e (saturation).	3 4	7	7
XI		2	7	7

	RC integrator circuit. $V_i = V_r + V_c$. V_o is V_c. $i = V_r/r = V_c/X_c$. If $V_r \gg V_c$, $V_i = V_r$. $i = V_i/R$. $V_o = V_c$; $V_c = Q/C$; $i \cdot t/C$; $V_i \cdot t/RC$. ie output voltage V_o $= \frac{1}{RC} \int V_i dt$; proportional to integral of input provided $R \gg X_c$, and $RC \gg$ time period of input	5		
XII	 Half wave doubler. During +ve half cycle, C_1 charges to V_m through D_1. during -ve half cycle, C_2 charges to $2V_m$ through D_2, C_1 and source voltage.  Full wave voltage doubler. +ve half cycle, C_1 charges to V_m of i/p through D_1. C_2 charges to V_m during -ve half cycle. DC o/p voltage across C_1 and C_2, $V_m + V_m = 2V_m$.	1.5 2 1.5 2	7	7
XIII	 Combination diode clipper. During +ve half cycle of i/p, D_1 forward biased and D_2 reverse biased. D_1 not conducting until $V_{in} < V_1$, and o/p same as i/p. $V_{in} > V_1$, D_1 conducts, o/p = V_1. Similar in -ve half cycle.	4 3	7	7

XIV	 Biased +ve clamper. For $V_i < V$, diode reverse biased, o/p same as V_i. $V_i > V$, diode conducts, o/p same as V	4	7	7
	3			