Naor Larian

ELECTRICAL ENGINEERING STUDENT | RF TEST & VALIDATION

naorlarian@gmail.com
+972-50-787-8716
linkedin.com/in/naor-larian
Central Israel

SUMMARY

Final-year B.Sc. Electrical & Electronics Engineering student (Computers & Communications, expected 2027) with nearly four years of **RF measurement and troubleshooting experience** on live satellite communication systems. Uses a spectrum analyzer professionally to diagnose links, investigate interference and support CPI and commissioning activities, applying measurement-based fault isolation. Academic grounding in communication systems and DSP, plus simulation-based verification experience from FPGA projects.

EXPERIENCE

Technical Support Engineer
Dec 2022 – Present

AMOS-Spacecom · Satellite Operator

- Perform **RF spectrum measurements** and link diagnostics on live satellite communication systems, correlating spectrum data, modem indicators and link performance to isolate faults across **15–25 technical incidents per week**.
- Investigate **RF interference** using spectrum analysis and structured fault isolation, coordinating resolution with customers and engineering teams.
- Remotely perform or support approximately **10–15 CPI activities** and **10–15 commissioning activities** per month, including operator-side RF measurements and customer guidance.
- Provide remote VSAT support focused on **link verification** and system monitoring, alongside modem configuration, service activation and troubleshooting, per customer service agreement.
- Develop and refine **technical SOPs** that improve troubleshooting consistency and make critical procedures easier to find.

ENGINEERING PROJECTS

Cyber Gladiators – Independent FPGA Project
2026

VHDL · Xilinx Vivado · Basys 3 (Artix-7) · ESP32 · UART · VGA

- Built a modular VHDL system with 640 × 480 VGA output and FSM-based control, integrating an **ESP32 controller over UART**.
- **Verified RTL modules in simulation**, then debugged the UART-to-VGA data path and demonstrated the full system on a physical Basys 3 board.

RGB Median Filter – Afeka Team Project
2026

VHDL · FSM · RAM/ROM · RTL Simulation · Testbenches

- Developed VHDL components with FSM control, data buffers and RAM/ROM handling for a 3 × 3 RGB median filter.
- Verified module- and top-level behavior with **RTL simulation and testbenches** against image test data.

EDUCATION

Expected 2027

B.Sc. Electrical & Electronics Engineering

Afeka Tel Aviv Academic College of Engineering

Specializations: Computers & Communications

2022

Practical Engineer Diploma, Electrical Engineering

Handessaim Tel Aviv

Graduated with honors

TECHNICAL SKILLS

RF Measurement & Diagnostics
RF spectrum measurements, spectrum analyzer (professional), interference investigation, link diagnostics

Test & Validation
CPI and commissioning activities, link verification, fault isolation, RTL simulation and testbenches (academic)

Satellite Systems (remote)
VSAT, modem configuration, service activation, system monitoring

FPGA & Digital
VHDL, Xilinx Vivado, Artix-7 / Basys 3, UART, VGA

Programming
C, Python, MATLAB/Simulink (academic)

RELEVANT COURSEWORK

Communication Systems, Digital Signal Processing, Signals & Systems

LANGUAGES

Hebrew – Native

English – Professional working proficiency