Naor Larian

ELECTRICAL ENGINEERING STUDENT | APPLICATION ENGINEERING

naorlarian@gmail.com
+972-50-787-8716
linkedin.com/in/naor-larian
Central Israel

SUMMARY

Final-year B.Sc. Electrical & Electronics Engineering student (expected 2027) with nearly four years of **customer-facing technical experience** at a satellite operator. Remotely configures, activates and troubleshoots VSAT services, guides customers through technical procedures, and coordinates with engineering teams to resolve complex issues. Complemented by **hands-on hardware integration** experience from an FPGA system demonstrated on physical hardware.

EXPERIENCE

Technical Support Engineer
Dec 2022 – Present

AMOS-Spacecom · Satellite Operator

- Handle **15–25 technical incidents per week** on live satellite communication systems, isolating faults through RF spectrum measurements, modem indicators and link performance data.
- Deliver **remote VSAT technical support**: modem configuration, link verification, service activation, system monitoring and troubleshooting, tailored to each customer's service agreement.
- Remotely perform or support approximately **10–15 CPI activities** and **10–15 commissioning activities** per month, **guiding customers** through each procedure.
- Coordinate between **customers and engineering teams** on complex cases, including RF interference investigations.
- Develop and refine **technical SOPs** that improve troubleshooting consistency and make critical procedures easier to find.

ENGINEERING PROJECTS

Cyber Gladiators – Independent FPGA Project
2026

VHDL · Xilinx Vivado · Basys 3 (Artix-7) · ESP32 · UART · VGA

- **Integrated an ESP32 controller with an FPGA over UART**, driving a modular VHDL system with real-time 640 × 480 VGA output.
- Verified RTL modules in simulation, then synthesized and implemented the design in Xilinx Vivado.
- Debugged the UART-to-VGA data path on hardware and **demonstrated the complete system on a physical Basys 3 board**.

RGB Median Filter – Afeka Team Project
2026

VHDL · FSM · RAM/ROM · RTL Simulation · Testbenches

- Contributed VHDL components with FSM control, data buffers and RAM/ROM handling to a team-built 3 × 3 RGB median filter.
- Verified module- and top-level behavior with **RTL simulation and testbenches** using image test data.

EDUCATION

Expected 2027

B.Sc. Electrical & Electronics Engineering

Afeka Tel Aviv Academic College of Engineering

Specializations: Computers & Communications

2022

Practical Engineer Diploma, Electrical Engineering

Handessaim Tel Aviv

Graduated with honors

TECHNICAL SKILLS

Customer-Facing Support
Remote configuration, service activation, customer guidance, technical coordination, technical SOPs

Satellite & RF
VSAT, link verification, RF spectrum measurements, interference investigation, fault isolation, CPI and commissioning

Hardware & FPGA
VHDL, Xilinx Vivado, Basys 3 (Artix-7), ESP32, UART, VGA

Programming & Tools
Spectrum analyzer (professional); C, Python, MATLAB/Simulink (academic)

LANGUAGES

Hebrew – Native

English – Professional working proficiency

RELEVANT COURSEWORK

Communication Systems, Digital Signal Processing, Advanced Hardware Design