# Naor Larian

SYSTEM INTEGRATION & VALIDATION | ELECTRICAL ENGINEERING STUDENT

naorlarian@gmail.com
+972-50-787-8716
linkedin.com/in/naor-larian
Central Israel

## SUMMARY

**Final-year B.Sc. Electrical & Electronics Engineering student** (expected 2027) with nearly four years supporting **live satellite communication systems** at AMOS-Spacecom. Works remotely on VSAT modem configuration, link verification and service activation, performs or supports CPI and commissioning activities, and isolates faults using RF spectrum measurements, in close coordination with customers and engineering teams. Adds **FPGA hardware integration** experience from a VHDL/Artix-7 system demonstrated on physical hardware.

## EXPERIENCE

### Technical Support Engineer
Dec 2022 – Present

**AMOS-Spacecom** · Satellite Operator

- Troubleshoot **15–25 technical incidents per week** on live satellite communication systems, correlating RF spectrum measurements, modem indicators and link performance data to isolate faults.
- Provide **remote VSAT technical support** covering modem configuration, link verification, service activation and system monitoring, as defined by each customer's service agreement.
- Remotely perform or support approximately **10–15 CPI** and **10–15 commissioning activities per month**, including operator-side RF measurements and step-by-step customer guidance.
- Investigate **RF interference** cases using spectrum analysis and structured fault isolation, coordinating resolution with customers and engineering teams.
- Wrote and refined **technical SOPs** that made troubleshooting more consistent and critical procedures faster to locate.

## ENGINEERING PROJECTS

### Cyber Gladiators – Independent FPGA Project
2026

*VHDL · Xilinx Vivado · Basys 3 (Artix-7) · ESP32 · UART · VGA*

- Designed a modular **VHDL system** with 640 × 480 VGA output, sprite rendering, FSM-based control, collision detection and game logic.
- **Integrated an ESP32 controller over UART** and debugged the UART-to-VGA data path on physical FPGA hardware.
- Verified RTL modules in simulation, synthesized and implemented the design in Vivado, and **demonstrated the full system on a Basys 3 board**.

### RGB Median Filter – Afeka Team Project
2026

*VHDL · FSM · RAM/ROM · RTL Simulation · Testbenches*

- Developed internal **VHDL components** and integrated FSM control, data buffers and RAM/ROM handling for a 3 × 3 RGB median filter.
- Verified module- and top-level behavior through **RTL simulation and testbenches** using image test data.

## EDUCATION

Expected 2027

**B.Sc. Electrical & Electronics Engineering**

Afeka Tel Aviv Academic College of Engineering

*Specializations: Computers & Communications*

2022

**Practical Engineer Diploma, Electrical Engineering**

Handessaim Tel Aviv

*Graduated with honors*

## TECHNICAL SKILLS

**Satellite & RF**
RF spectrum measurements, link diagnostics, interference investigation, fault isolation, CPI and commissioning activities

**VSAT Support (remote)**
Modem configuration, link verification, service activation, system monitoring

**FPGA & Digital**
VHDL, FSM design, Xilinx Vivado, Artix-7 / Basys 3, RTL simulation, testbenches, on-board debugging

**Interfaces**
UART, VGA, ESP32, RAM/ROM

**Programming & Tools**
Spectrum analyzer (professional); C, Python, MATLAB/Simulink (academic)

## RELEVANT COURSEWORK

Communication Systems, Digital Signal Processing, Signals & Systems, Advanced Hardware Design

## LANGUAGES

**Hebrew** – Native

**English** – Professional working proficiency