Naor Larian

SYSTEM INTEGRATION & VALIDATION | ELECTRICAL ENGINEERING STUDENT

naorlarian@gmail.com
+972-50-787-8716
linkedin.com/in/naor-larian
Central Israel

SUMMARY

Final-year B.Sc. Electrical & Electronics Engineering student (expected 2027) with nearly four years of hands-on experience on **live satellite communication systems** at AMOS-Spacecom: fault isolation, RF spectrum measurements, link diagnostics, interference investigation and CPI testing, in close coordination with customers and engineering teams. Adds **FPGA hardware integration** experience from a VHDL/Artix-7 system demonstrated on physical hardware.

EXPERIENCE

Technical Support Engineer
Dec 2022 – Present

AMOS-Spacecom · Satellite Operator

- Troubleshoot **15–25 technical incidents per week** on live satellite communication systems, correlating RF spectrum measurements, modem indicators and link performance data to isolate faults.
- Investigate **RF interference** and link degradation using spectrum analysis and step-by-step fault isolation, coordinating resolution with customers and internal engineering teams.
- Support approximately **10–15 CPI tests per month**, performing operator-side RF measurements and guiding customers through test procedures during commissioning-related activities.
- Provide operational integration support for **VSAT systems**, coordinating between customers and engineering teams.
- Wrote and refined **technical SOPs** that made troubleshooting more consistent and critical procedures faster to locate.

ENGINEERING PROJECTS

Cyber Gladiators – Independent FPGA Project
2026

VHDL · Xilinx Vivado · Basys 3 (Artix-7) · ESP32 · UART · VGA

- Designed a modular **VHDL system** with 640 × 480 VGA output, sprite rendering, FSM-based control, collision detection and game logic.
- **Integrated an ESP32 controller over UART** and debugged the UART-to-VGA data path on physical FPGA hardware.
- Verified RTL modules in simulation, synthesized and implemented the design in Vivado, and **demonstrated the full system on a Basys 3 board**.

RGB Median Filter – Afeka Team Project
2026

VHDL · FSM · RAM/ROM · RTL Simulation · Testbenches

- Developed internal **VHDL components** and integrated FSM control, data buffers and RAM/ROM handling for a 3 × 3 RGB median filter.
- Verified module- and top-level behavior through **RTL simulation and testbenches** using image test data.

EDUCATION

Expected 2027

B.Sc. Electrical & Electronics Engineering

Afeka Tel Aviv Academic College of Engineering

Specializations: Computers & Communications

2022

Practical Engineer Diploma, Electrical Engineering

Handessaim Tel Aviv

Graduated with honors

TECHNICAL SKILLS

Systems & RF
RF spectrum measurements, satellite link diagnostics, VSAT systems, interference investigation, fault isolation, CPI testing

Integration & Verification
Hardware integration, on-board debugging, RTL simulation, testbenches, technical SOPs

FPGA & Digital
VHDL, FSM design, Xilinx Vivado, Artix-7 / Basys 3

Interfaces
UART, VGA, ESP32, RAM/ROM

Programming & Tools
Spectrum analyzer (professional); C, Python, MATLAB/Simulink (academic)

RELEVANT COURSEWORK

Communication Systems, Digital Signal Processing, Signals & Systems, Advanced Hardware Design

LANGUAGES

Hebrew – Native

English – Professional working proficiency