
per-phase device time - mnist (double, train)
ms per epoch
0
20000
40000
60000
80000
100000
wall / epoch
gemm
act
delta
biasgrad
update
loss
h2d
d2h
other
cudamn/clang-22/rocblas @ RX 7900 XTX b=64 {}
cudamn/clang-22/rocblas @ RX 7900 XTX b=256 {}
cudamn/clang-22/rocblas @ RX 7900 XTX b=1024 {}
ompmn/clang-18/openblas @ TR 2950X b=64 {}
ompmn/clang-18/openblas @ TR 2950X b=256 {}
ompmn/clang-18/openblas @ TR 2950X b=1024 {}
ompmn/clang-22/openblas @ TR 2950X b=64 {}
ompmn/clang-22/openblas @ TR 2950X b=256 {}
ompmn/clang-22/openblas @ TR 2950X b=1024 {}
ompmn/clang-22/rocblas @ RX 7900 XTX b=64 {}
ompmn/clang-22/rocblas @ RX 7900 XTX b=256 {}
ompmn/clang-22/rocblas @ RX 7900 XTX b=1024 {}
ompmngcc-14/mnl @ TR 2950X b=64 {}
ompmngcc-14/mnl @ TR 2950X b=256 {}
ompmngcc-14/mnl @ TR 2950X b=1024 {}
ompmngcc-14/openblas @ TR 2950X b=64 {}
ompmngcc-14/openblas @ TR 2950X b=256 {}
ompmngcc-14/openblas @ TR 2950X b=1024 {}
ompmngcc-14/rocblas @ RX 7900 XTX b=64 {}
ompmngcc-14/rocblas @ RX 7900 XTX b=256 {}
ompmngcc-14/rocblas @ RX 7900 XTX b=1024 {}
sycl/mi/acpp/auto @ RX 7900 XTX b=64 {}
sycl/mi/acpp/auto @ RX 7900 XTX b=256 {}
sycl/mi/acpp/auto @ RX 7900 XTX b=1024 {}
sycl/mi/clang-22/auto @ TR 2950X b=64 {}
sycl/mi/clang-22/auto @ TR 2950X b=256 {}
sycl/mi/clang-22/auto @ TR 2950X b=1024 {}
sycl/mi/clang-22/generic @ TR 2950X b=64 {"bias": "generic"}
sycl/mi/clang-22/generic @ TR 2950X b=256 {"bias": "generic"}
sycl/mi/clang-22/generic @ TR 2950X b=1024 {"bias": "generic"}
sycl/mi/clang-22/mi/cpu @ TR 2950X b=64 {"bias": "mi/cpu"}
sycl/mi/clang-22/mi/cpu @ TR 2950X b=256 {"bias": "mi/cpu"}
sycl/mi/clang-22/mi/cpu @ TR 2950X b=1024 {"bias": "mi/cpu"}
sycl/mi/clang-22/netlib @ TR 2950X b=64 {"bias": "netlib"}
sycl/mi/clang-22/netlib @ TR 2950X b=256 {"bias": "netlib"}
sycl/mi/clang-22/netlib @ TR 2950X b=1024 {"bias": "netlib"}