

per-phase device time - cup (double, train)
ms per epoch
0
50
100
150
200
250
300
wall / epoch
gemm
act
delta
biasgrad
update
loss
reg
h2d
d2h
other
cudann/clang-22/rocblas @ RX 7900 XTX b=40 {}
cudann/clang-22/rocblas @ RX 7900 XTX b=40 {}
cudann/clang-22/tiled @ RX 7900 XTX b=40 {"blas": "tiled"}
ompnn/clang-18/openblas @ TR 2950X b=40 {}
ompnn/clang-22/openblas @ TR 2950X b=40 {}
ompnn/clang-22/rocblas @ RX 7900 XTX b=40 {}
ompnn/clang-22/rocblas @ RX 7900 XTX b=40 {}
ompnn/clang-22/tiled @ RX 7900 XTX b=40 {"blas": "tiled"}
ompnn/gcc-14/mkl @ TR 2950X b=40 {}
ompnn/gcc-14/openblas @ TR 2950X b=40 {}
ompnn/gcc-14/rocblas @ RX 7900 XTX b=40 {}
ompnn/gcc-14/rocblas @ RX 7900 XTX b=40 {}
ompnn/gcc-14/tiled @ RX 7900 XTX b=40 {"blas": "tiled"}
sycldnn/acpp/auto @ RX 7900 XTX b=40 {}
sycldnn/acpp/auto @ RX 7900 XTX b=40 {}
sycldnn/acpp/auto @ RX 7900 XTX b=40 {}
sycldnn/acpp/tiled @ RX 7900 XTX b=40 {"blas": "tiled"}
sycldnn/clang-22/auto @ TR 2950X b=40 {}
sycldnn/clang-22/generic @ TR 2950X b=40 {"blas": "generic"}
sycldnn/clang-22/mklcpu @ TR 2950X b=40 {"blas": "mklcpu"}
sycldnn/clang-22/netlib @ TR 2950X b=40 {"blas": "netlib"}