```
-- Company:
-- Engineer:
-- Create Date: 17.04.2023 14:37:28
-- Design Name:
-- Module Name: ALU 1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.NUMERIC STD.ALL;
use ieee.std logic unsigned.all;
entity ALU is
Port (N:IN STD LOGIC VECTOR (3 DOWNTO 0); --CU input1
      R:IN STD LOGIC VECTOR (3 DOWNTO 0); --CU input2
      Sel:IN STD_LOGIC_VECTOR (4 DOWNTO 0); --CU Selector
                                              --CU output
      S:OUT STD LOGIC VECTOR (3 DOWNTO 0);
      COUT: OUT STD LOGIC
                                                --carry out
);
end ALU;
```

```
architecture Behavioral of ALU is
SIGNAL Q: STD LOGIC VECTOR (4 DOWNTO 0);
BEGIN
PROCESS (N, R, Sel) IS
BEGIN
CASE Sel IS
WHEN "00000" \Rightarrow --for addition
S \le N + R;
WHEN "00001" \Rightarrow --for subtraction
S \le N - R;
WHEN "00010" => --for multiplication
S<=std logic vector(to unsigned(to integer(unsigned(N)) *
to integer (unsigned(R)), 4));
WHEN "00100" \Rightarrow --for greater than
IF (N>R) THEN
S<="1111"; ELSE
S<="0000";
END IF;
WHEN "00011" \Rightarrow --for equal to
IF (N=R) THEN
S<="1111"; ELSE
S<="0000";
END IF;
WHEN "00101" \Rightarrow --for less than
IF (N<R) THEN
S<="1111"; ELSE
S<="0000";
```

```
WHEN "00110" => --for OR
S \le N OR R;
WHEN "00111" => --for NOR
S \le N NOR R;
WHEN "01000" \Rightarrow --for NAND
S \le N NAND R;
WHEN "01001" => --for AND
S \le N AND R;
WHEN "01010" =>
                  --for XOR
S<= N XOR R;
WHEN "01011" \Rightarrow --for XNOR
S \le N XNOR R;
WHEN "01100" => --ROTATE RIGHT
S<=to stdlogicvector(to bitvector(N) ROR to integer(unsigned(R)));
WHEN "01101" => --ROTATE LEFT
S<=to stdlogicvector(to bitvector(N) ROL to integer(unsigned(R)));
WHEN "01110" => --ARITHMETIC SHIFT LEFT
S<=to stdlogicvector(to bitvector(N) SLA to integer(unsigned(R)));
WHEN "01111" => --LOGICAL SHIFT RIGHT
S<=to stdlogicvector(to bitvector(N) SRL to integer(unsigned(R)));
WHEN "10000" => --LOGICAL SHIFT LEFT
S<=to stdlogicvector(to bitvector(N) SLL to integer(unsigned(R)));
```

END IF;

WHEN "10001" =>

```
S \le N;
                    -- PASS GATE 1
WHEN "10010" =>
                    -- PASS GATE 2
S<= R;
WHEN "10011" => -- NOOP
S<= "0000";
WHEN OTHERS => --if any other bits are given to the selector's
other than mentioned above the output is "0000"
S<="0000";
END CASE;
END PROCESS;
Q<=STD_LOGIC_VECTOR ('0'&N) + STD_LOGIC_VECTOR ('0'&R);
COUT \le Q(4);
end Behavioral;
```