```
-- Company:
-- Engineer:
-- Create Date: 17.04.2023 22:37:19
-- Design Name:
-- Module Name: MUX8to1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.NUMERIC STD.ALL;
use ieee.std logic unsigned.all;
ENTITY Mux8tol IS
    PORT (
          10,11,12,13,14,15,16,17:IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    --mux inputs
          I: OUT STD LOGIC VECTOR(3 DOWNTO 0);
    --mux output
          MSL8:IN STD LOGIC VECTOR(2 DOWNTO 0));
    --mux selector
END ENTITY;
```

```
ARCHITECTURE BEHAVIORAL OF Mux8tol IS
BEGIN
    PROCESS (I0, I1, I2, I3, I4, I5, I6, I7, MSL8)
    BEGIN
        CASE (MSL8) IS
            WHEN "000" => I<= I0;
            WHEN "001" => I<= I1;
            WHEN "010" => I<= I2;
            WHEN "011" =>
                            I<= I3;
            WHEN "100" =>
                            I \le I4;
            WHEN "101" =>
                            I <= 15;
            WHEN "110" => I<= I6;
            WHEN "111" => I<= I7;
            WHEN OTHERS =>
            I<= "0000";</pre>
        END CASE;
    END PROCESS;
```

END BEHAVIORAL;