4th Semester, Academic Year 2020-21

Date:24-01-2021

Name: A.Narendiran	SRN:PES1UG19CS001	Section
		A

Week# 1	Program Number:	1

Title of the Program

Write an ALP using ARM instruction set to add and subtract two 32 bit numbers .Both numbers are in registers.

- I. ARM Assembly Code for each program
- II. Final Output Screen Shot (Register Window, Output window)

The output should be verified with 2 test cases (one example shown in class, one example of own choice)

```
.text

; addition
MOV r0, #63
MOV r1, #36
ADD r2, r0, r1

; subtraction
MOV r0, #96
MOV r1, #69
SUB r3, r0, r1
SUB r4, r1, r0

.end
Projector/ferr
```



4th Semester, Academic Year 2020-21

Date:

Name: A.Narendiran	SRN: PES1UG19CS001	Section
		Α
Week#1	Program Number:	2
Title	of the Program	

Write an ALP to demonstrate logical operations. All operands are in registers.

- I. ARM Assembly Code for each program
- II. Final Output Screen Shot (Register Window, Output window)

 The output should be verified with 2 test case.

The output should be verified with 2 test cases (one example shown in class, one example of own choice)

```
.text
MOV r0, #5
MOV r1, #6
AND r2, r1, r2
ORR r3, r1, r2
EOR r4, r1, r2
MVN r5, r0
.end
RegistersView
                              7×
                                   RegistersView
                                                                 4 X
 General Purpose
             Floating Point
                                   General Purpose
                                                Floating Point
            Hexadecimal
                                               Hexadecimal
          Unsigned Decimal
                                             Unsigned Decimal
           Signed Decimal
                                              Signed Decimal
 R0
         :00000005
                                   R0
                                            :0000000a
 R1
         :00000006
                                   R1
                                            :0000000f
 R2
         :00000000
                                   R2
                                           :00000000
 R3
         :00000006
                                   R3
                                           :0000000f
 R4
         :00000006
                                   R4
                                           :0000000f
 R5
         :fffffffa
                                   R5
                                           :fffffff5
 R6
         :00000000
                                   R6
                                           :00000000
 R7
         :00000000
                                   R7
                                           :00000000
 R8
         :00000000
                                   R8
                                           :00000000
 R9
         :00000000
                                   R9
                                           :00000000
 R10(s1):00000000
                                   R10(s1):00000000
 R11(fp):00000000
                                   R11(fp):00000000
 R12(ip):00000000
                                   R12(ip):00000000
 R13(sp):00005400
                                   R13(sp):00005400
 R14(lr):00000000
                                   R14(lr):00000000
 R15 (pc):00011400
                                   R15 (pc):00011400
 CPSR Register
                                   CPSR Register
 Negative (N):0
                                   Negative (N):0
 Zero(Z)
              : 0
                                   Zero(Z)
                                                :0
 Carry (C)
              : 0
                                   Carry (C)
 Overflow(V):0
                                   Overflow (V):0
 IRQ Disable:1
                                   IRQ Disable:1
 FIQ Disable:1
                                   FIQ Disable:1
 Thumb (T)
                                   Thumb (T)
 CPU Mode
              :System
                                   CPU Mode
                                                :System
 0x000000df
                                   0x000000df
```

4th Semester, Academic Year 2020-21

Date:

Name: A.Narendiran	SRN: PES1UG19CS001	Section A	
Week#1 Program Number:3 Title of the Program			


Write an ALP to add 5 numbers where values are present in registers.


I. ARM Assembly Code for each program

choice)

II. Final Output Screen Shot (Register Window,
Output window)The output should be verified with 2 test cases
(one example shown in class, one example of own

```
.text
MOV r0, #0x05
MOV r1, #0x06
MOV r2, #0x07
MOV r3, #0x06
MOV r4, #0x15
ADD r5, r0, r1
ADD r6, r5, r2
ADD r7, r6, r3
ADD r8, r7, r4
.end
```





4th Semester, Academic Year 2020-21

Date:

Name: A.Narendiran	SRN:	Section
	PES1UG19CS001	Α
Week#1P	rogram Number:	4
Title of th	ne Program	

Write an ALP using ARM instruction set to check if a number stored in a register is even or odd. If even, store 00 in R0, else store FF in R0

- I. ARM Assembly Code for each program
- II. Final Output Screen Shot (Register Window, Output window)The output should be verified with 2 test case

The output should be verified with 2 test cases (one example shown in class, one example of own choice)

```
.text

MOV r0, #0

MOV r1, #23

ANDs r1, r1, #1

BEQ cond

MOV r0, #0xFF

B exit


cond:


MOV r0, #0

exit:

SWI 0x011

.end
```





Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: A.Narendiran

SRN: PES1UG19CS001

Section: A

Date:24-01-2021