

Narendra Pratap Singh Rawal

College ID: 2023UEC1173 — Electronics and Communication Engineering

Malaviya National Institute Of Technology, Jaipur

+91-9462665373 | narendrapratapsinghrawal@gmail.com | 2023uec1173@mnit.ac.in | [linkedin.com/in/npsrawal](https://www.linkedin.com/in/npsrawal)

Education

Malaviya National Institute of Technology, Jaipur
B.Tech, Electronics and Communication Engineering

2023 – 2027
CGPA: 7.44

Swami Vivekanand Govt. Model School, Amet (Dist. Rajsamand)
Class XII, CBSE

2022
Percentage: 86.4%

Personal Projects

FSM-Based Traffic Signal Controller — Verilog HDL

May 2026

- Designed a traffic signal controller using Moore FSM architecture.
- Implemented state transitions, timing control, and reset functionality in Verilog.
- **Tools:** VS Code, Xilinx Vivado

Synchronous FIFO Buffer — Verilog HDL

April 2026

- Designed a FIFO buffer for data storage and retrieval operations.
- Implemented read/write pointer logic with full and empty status detection.
- **Tools:** VS Code, Xilinx Vivado

Flexible Circularly Polarized Antenna Design (Academic Research Project)

Sept 2025 – Jan 2026

- Designed a thin, flexible circularly polarized antenna for S-Band wearable applications.
- Conducted antenna design, optimization, and SAR analysis to validate wearable compatibility.
- **Tools:** ANSYS HFSS

Technical Skills

Languages: Verilog, C++

Core Concepts: Analog Basics, Digital Electronics, FSM, STA, Timing Concepts, CMOS, ATPG, Scan Chain, Fault Coverage, Computer Architecture

Tools: Cadence, LTspice, Proteus, MATLAB, ANSYS HFSS, Xilinx Vivado, VS Code

Research & Publications

- Research paper titled “**Design of Thin Flexible Circularly Polarized Antenna for S-Band Wearable Applications**” accepted for **Oral Presentation at WAMS 2026**.
- Conducted antenna design, optimization, and SAR analysis using ANSYS HFSS.

Achievements

- Achieved **SGPA of 8.2** in two consecutive semesters (Semester V and VI).
- Research paper accepted for **Oral Presentation at WAMS 2026**.