



MSP430FR235x, MSP430FR215x Mixed-Signal Microcontrollers

1 Device Overview

1.1 Features

- Embedded microcontroller
 - 16-bit RISC architecture up to 24 MHz
 - Extended temperature: –40°C to 105°C
 - Wide supply voltage range from 3.6 V down to 1.8 V (operational voltage is restricted by SVS levels, see V_{SVSH-} and V_{SVSH+} in [PMM, SVS and BOR](#))
- Optimized low-power modes (at 3 V)
 - Active mode: 142 μ A/MHz
 - Standby:
 - LPM3 with 32768-Hz crystal: 1.43 μ A (with SVS enabled)
 - LPM3.5 with 32768-Hz crystal: 620 nA (with SVS enabled)
 - Shutdown (LPM4.5): 42 nA (with SVS disabled)
- Low-power ferroelectric RAM (FRAM)
 - Up to 32KB of nonvolatile memory
 - Built-in error correction code (ECC)
 - Configurable write protection
 - Unified memory of program, constants, and storage
 - 10^{15} write cycle endurance
 - Radiation resistant and nonmagnetic
- Ease of use
 - 20KB ROM library includes driver libraries and FFT libraries
- High-performance analog
 - One 12-channel 12-bit analog-to-digital converter (ADC)
 - Internal shared reference (1.5, 2.0, or 2.5 V)
 - Sample-and-hold 200 ksp/s
 - Two enhanced comparators (eCOMP)
 - Integrated 6-bit digital-to-analog converter (DAC) as reference voltage
 - Programmable hysteresis
 - Configurable high-power and low-power modes
 - One with fast 100-ns response time
 - One with 1- μ s response time with 1.5- μ A low power
 - Four smart analog combo (SAC-L3) (MSP430FR235x devices only)
 - Supports General-Purpose Operational Amplifier (OA)
 - Rail-to-rail input and output
 - Multiple input selections
 - Configurable high-power and low-power modes
 - Configurable PGA mode supports
 - Noninverting mode: x1, x2, x3, x5, x9, x17, x26, x33
 - Inverting mode: x1, x2, x4, x8, x16, x25, x32
 - Built-in 12-bit reference DAC for offset and bias settings
 - 12-bit voltage DAC mode with optional references
- Intelligent digital peripherals
 - Three 16-bit timers with three capture/compare registers each (Timer_B3)
 - One 16-bit timer with seven capture/compare registers each (Timer_B7)
 - One 16-bit counter-only real-time clock counter (RTC)
 - 16-bit cyclic redundancy checker (CRC)
 - Interrupt compare controller (ICC) enabling nested hardware interrupts
 - 32-bit hardware multiplier (MPY32)
 - Manchester codec (MFM)
- Enhanced serial communications
 - Two enhanced USCI_A (eUSCI_A) modules support UART, IrDA, and SPI
 - Two enhanced USCI_B (eUSCI_B) modules support SPI and I²C
- Clock system (CS)
 - On-chip 32-kHz RC oscillator (REFO)
 - On-chip 24-MHz digitally controlled oscillator (DCO) with frequency locked loop (FLL)
 - $\pm 1\%$ accuracy with on-chip reference at room temperature
 - On-chip very low-frequency 10-kHz oscillator (VLO)
 - On-chip high-frequency modulation oscillator (MODOSC)
 - External 32-kHz crystal oscillator (LFXT)
 - External high-frequency crystal oscillator up to 24 MHz (HFXT)
 - Programmable MCLK prescaler of 1 to 128
 - SMCLK derived from MCLK with programmable prescaler of 1, 2, 4, or 8



- General input/output and pin functionality
 - 44 I/Os on 48-pin package
 - 32 interrupt pins (P1, P2, P3, and P4) can wake MCU from LPMs
- Development tools and software (also see [Tools and Software](#))
 - LaunchPad™ development kit ([MSP-EXP430FR2355](#))
 - Target development board ([MSP-TS43048PT](#))
 - Free professional development environments
- Family members (also see [Device Comparison](#))
 - MSP430FR2355: 32KB of program FRAM, 512 bytes of data FRAM, 4KB of RAM
 - MSP430FR2353: 16KB of program FRAM, 512 bytes of data FRAM, 2KB of RAM
 - MSP430FR2155: 32KB of program FRAM, 512 bytes of data FRAM, 4KB of RAM
 - MSP430FR2153: 16KB of program FRAM, 512 bytes of data FRAM, 2KB of RAM
- Package options
 - 48-pin: LQFP (PT)
 - 40-pin: VQFN (RHA)
 - 38-pin: TSSOP (DBT)
 - 32-pin: VQFN (RSM)

1.2 Applications

- Smoke and heat detectors
- Sensor transmitters
- Circuit breakers
- Sensor signal conditioning
- Wired industrial communications
- Optical modules
- Battery pack management
- Toll tags

1.3 Description

MSP430FR215x and MSP430FR235x microcontrollers (MCUs) are part of the MSP430™ MCU value line portfolio of ultra-low-power low-cost devices for sensing and measurement applications. MSP430FR235x MCUs integrate four configurable signal-chain modules called smart analog combos, each of which can be used as a 12-bit DAC or a configurable programmable-gain Op-Amp to meet the specific needs of a system while reducing the BOM and PCB size. The device also includes a 12-bit SAR ADC and two comparators. The MSP430FR215x and MSP430FR235x MCUs all support an extended temperature range from –40° up to 105°C, so higher temperature industrial applications can benefit from the devices' FRAM data-logging capabilities. The extended temperature range allows developers to meet requirements of applications such as smoke detectors, sensor transmitters, and circuit breakers.

The MSP430FR215x and MSP430FR235x MCUs feature a powerful 16-bit RISC CPU, 16-bit registers, and a constant generator that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode typically in less than 10 µs.

The MSP430 ultra-low-power (ULP) FRAM microcontroller platform combines uniquely embedded FRAM and a holistic ultra-low-power system architecture, allowing system designers to increase performance while lowering energy consumption. FRAM technology combines the low-energy fast writes, flexibility, and endurance of RAM with the nonvolatile behavior of flash.

MSP430FR215x and MSP430FR235x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get your design started quickly. Development kits include the [MSP-EXP430FR2355](#) LaunchPad™ development kit and the [MSP-TS430PT48](#) 48-pin target development board. TI also provides free [MSP430Ware™ software](#), which is available as a component of [Code Composer Studio™ IDE](#) desktop and cloud versions within [TI Resource Explorer](#). The MSP430 MCUs are also supported by extensive online collateral, training, and online support through the [E2E™ support forums](#).

For complete module descriptions, see the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

Device Information⁽¹⁾

| PART NUMBER | OPERATING TEMPERATURE | PACKAGE | BODY SIZE ⁽²⁾ |
|------------------|-----------------------|------------|--------------------------|
| MSP430FR2355TPT | –40°C to 105°C | LQFP (48) | 7 mm × 7 mm |
| MSP430FR2353TPT | | | |
| MSP430FR2155TPT | | | |
| MSP430FR2153TPT | | | |
| MSP430FR2355TRHA | –40°C to 105°C | VQFN (40) | 6 mm × 6 mm |
| MSP430FR2353TRHA | | | |
| MSP430FR2155TRHA | | | |
| MSP430FR2153TRHA | | | |
| MSP430FR2355TDBT | –40°C to 105°C | TSSOP (38) | 9.7 mm × 4.4 mm |
| MSP430FR2353TDBT | | | |
| MSP430FR2155TDBT | | | |
| MSP430FR2153TDBT | | | |
| MSP430FR2355TRSM | –40°C to 105°C | VQFN (32) | 4 mm × 4 mm |
| MSP430FR2353TRSM | | | |
| MSP430FR2155TRSM | | | |
| MSP430FR2153TRSM | | | |

- (1) For the most current part, package, and ordering information, see the *Package Option Addendum* in [Section 9](#), or see the TI web site at www.ti.com.
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the *Mechanical Data* in [Section 9](#).

CAUTION

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See [MSP430™ System-Level ESD Considerations](#) for more information.

1.4 Functional Block Diagrams

Figure 1-1 shows the MSP430FR235x functional block diagram.




Figure 1-1. MSP430FR235x Functional Block Diagram

Figure 1-2 shows the MSP430FR215x functional block diagram.




Figure 1-2. MSP430FR215x Functional Block Diagram

- The MCU has one main power pair of DVCC and DVSS pins that supplies digital and analog modules. Recommended bypass and decoupling capacitors are 4.7 μ F to 10 μ F and 0.1 μ F, respectively, with $\pm 5\%$ accuracy.
- P1, P2, P3, and P4 feature the pin-interrupt function and can wake the MCU from all LPMs, including LPM4, LPM3.5, and LPM4.5.
- Each Timer_B3 has three capture/compare registers. Only CCR1 and CCR2 are externally connected. Timer_B7 has seven capture/compare registers. Only CCR1 to CCR6 are externally connected. CCR0 registers can be used only for internal period timing and interrupt generation.
- In LPM3.5, the RTC counter and backup memory can be functional while the rest of peripherals are off.

Table of Contents

| | | | | | |
|----------|--|---------------------------|----------|---|----------------------------|
| 1 | Device Overview | 1 | 6 | Detailed Description | 61 |
| 1.1 | Features | 1 | 6.1 | CPU | 61 |
| 1.2 | Applications | 2 | 6.2 | Operating Modes | 61 |
| 1.3 | Description | 2 | 6.3 | Interrupt Vector Addresses | 63 |
| 1.4 | Functional Block Diagrams | 4 | 6.4 | Memory Organization | 65 |
| 2 | Revision History | 6 | 6.5 | Bootloader (BSL) | 65 |
| 3 | Device Comparison | 8 | 6.6 | JTAG Standard Interface | 66 |
| 3.1 | Related Products | 9 | 6.7 | Spy-Bi-Wire Interface (SBW) | 66 |
| 4 | Terminal Configuration and Functions | 10 | 6.8 | FRAM | 66 |
| 4.1 | Pin Diagrams | 10 | 6.9 | Memory Protection | 67 |
| 4.2 | Pin Attributes | 18 | 6.10 | Peripherals | 67 |
| 4.3 | Signal Descriptions | 22 | 6.11 | Input/Output Diagrams | 95 |
| 4.4 | Pin Multiplexing | 26 | 6.12 | Device Descriptors (TLV) | 107 |
| 4.5 | Buffer Type | 26 | 6.13 | Identification | 109 |
| 4.6 | Connection of Unused Pins | 26 | 7 | Applications, Implementation, and Layout | 110 |
| 5 | Specifications | 27 | 7.1 | Device Connection and Layout Fundamentals | 110 |
| 5.1 | Absolute Maximum Ratings | 27 | 7.2 | Peripheral- and Interface-Specific Design Information | 113 |
| 5.2 | ESD Ratings | 27 | 7.3 | ROM Libraries | 114 |
| 5.3 | Recommended Operating Conditions | 27 | 7.4 | Typical Applications | 114 |
| 5.4 | Active Mode Supply Current Into V_{CC} Excluding External Current | 28 | 8 | Device and Documentation Support | 115 |
| 5.5 | Active Mode Supply Current Per MHz | 28 | 8.1 | Getting Started | 115 |
| 5.6 | Low-Power Mode LPM0 Supply Currents Into V_{CC} Excluding External Current | 28 | 8.2 | Device Nomenclature | 115 |
| 5.7 | Low-Power Mode LPM3 and LPM4 Supply Currents (Into V_{CC}) Excluding External Current | 29 | 8.3 | Tools and Software | 116 |
| 5.8 | Low-Power Mode LPMx.5 Supply Currents (Into V_{CC}) Excluding External Current | 30 | 8.4 | Documentation Support | 118 |
| 5.9 | Production Distribution of LPM Supply Currents | 31 | 8.5 | Related Links | 119 |
| 5.10 | Typical Characteristics - Current Consumption Per Module | 32 | 8.6 | Trademarks | 120 |
| 5.11 | Thermal Resistance Characteristics | 32 | 8.7 | Electrostatic Discharge Caution | 120 |
| 5.12 | Timing and Switching Characteristics | 33 | 8.8 | Glossary | 120 |
| | | | 9 | Mechanical, Packaging, and Orderable Information | 121 |

2 Revision History

Changes from revision C to revision D

Changes from March 6, 2019 to December 10, 2019

Page

| | |
|---|---------------------|
| • Corrected the ROM size in Figure 1-1 MSP430FR235x Functional Block Diagram and Figure 1-2 MSP430FR215x Functional Block Diagram | 4 |
| • Added a note on all VQFN pinouts to indicate that the thermal pad should be connected to VSS | 11 |
| • Corrected Figure 4-4, 32-Pin RSM (VQFN) (Top View) – MSP430FR235x | 13 |
| • Changed the note that begins "Supply voltage changes faster than 0.2 V/μs can trigger a BOR reset..." in Section 5.3, Recommended Operating Conditions | 27 |
| • Added the note that begins "TI recommends that power to the DVCC pin must not exceed the limits..." in Section 5.3, Recommended Operating Conditions | 27 |
| • Changed the note that begins "A capacitor tolerance of ±20% or better is required..." in Section 5.3, Recommended Operating Conditions | 27 |
| • Combined former sections 5.8 and 5.10 into Section 5.9, Production Distribution of LPM Supply Currents | 31 |
| • Corrected the "SVS disabled" condition for Figure 5-1 | 31 |
| • Added the note "See MSP430 32-kHz Crystal Oscillators for details on crystal section, layout, and testing" to Table 5-3, XT1 Crystal Oscillator (Low Frequency) | 35 |
| • Changed the note that begins "Requires external capacitors at both terminals..." in Table 5-3, XT1 Crystal Oscillator (Low Frequency) | 35 |
| • Added the $t_{TB, cap}$ parameter in Table 5-13, Timer_B | 45 |
| • Corrected the test conditions for the R_I parameter in Table 5-20, ADC, Power Supply and Input Range Conditions | 51 |
| • Removed ADCDIV from the equation for the ADC conversion time because ADCCLK is after division in Table 5-21, ADC, Timing Parameters | 51 |
| • Added the note that begins " $t_{Sample} = \ln(2^{n+1}) \times \tau$..." in Table 5-21, ADC, Timing Parameters | 51 |
| • Changed the unit from "nV" to "μV" for the "Input noise voltage" in the Table 5-25, SAC, OA | 55 |
| • Changed the unit from "nV/√Hz" to "nV/√Hz" for the "Input noise voltage density" in the Table 5-25, SAC, OA | 55 |
| • Removed the I_{ref} trim parameter from Table 5-27, FRAM | 57 |
| • Changed the bitfield name from RTCCLK to RTCCCKSEL in the table note on Table 6-9, Clock Distribution | 68 |
| • Added Section 6.10.17, Cross-Chip Interconnection (SACx are MSP430FR235x Devices Only) | 83 |
| • Added P1SELC information in Table 6-41, Port P1, P2 Registers (Base Address: 0200h) | 86 |
| • Added P2SELC information in Table 6-41, Port P1, P2 Registers (Base Address: 0200h) | 86 |
| • Added P3SELC information in Table 6-42, Port P3, P4 Registers (Base Address: 0220h) | 87 |
| • Added P4SELC information in Table 6-42, Port P3, P4 Registers (Base Address: 0220h) | 87 |
| • Added P5SELC information in Table 6-43, Port P5, P6 Registers (Base Address: 0240h) | 87 |
| • Added P6SELC information in Table 6-43, Port P5, P6 Registers (Base Address: 0240h) | 87 |
| • Changed CRC covered end address to 0x1AF7 in table note (1) in Table 6-70, Device Descriptors | 107 |

Changes from revision B to revision C

Changes from July 3, 2018 to March 5, 2019

Page

| | |
|---|--------------------|
| • Added 32-pin VQFN (RSM) package information in Section 1.1, Features | 2 |
| • Added 32-pin VQFN (RSM) package information to the Device Information table in Section 1.3, Description | 3 |
| • Added 32-pin VQFN (RSM) package information in Table 3-1, Device Comparison | 8 |
| • Added Figure 4-4, 32-Pin RSM (VQFN) (Top View) – MSP430FR235x | 13 |
| • Added Figure 4-8, 32-Pin RSM (VQFN) (Top View) – MSP430FR215x | 17 |
| • Added 32-pin VQFN (RSM) package information in Section 4.2, Pin Attributes | 18 |
| • Added 32-pin VQFN (RSM) package information in Section 4.3, Signal Descriptions | 22 |
| • Added 32-pin VQFN (RSM) package information in Section 5.11, Thermal Resistance Characteristics | 32 |
| • Added the $t_{TB, cap}$ parameter in Table 5-13, Timer_B | 45 |
| • Removed the I_{ref} trim parameter from Table 5-27, FRAM | 57 |

Changes from revision A to revision B

| Changes from June 20, 2018 to July 2, 2018 | Page |
|--|---------------------|
| • Added the $t_{TB, cap}$ parameter in Table 5-13, Timer_B | 45 |
| • Removed the I_{ref} trim parameter from Table 5-27, FRAM | 57 |
| • Updated Section 8.3, Tools and Software | 116 |
| • Added errata in Section 8.4, Documentation Support | 119 |

Changes from initial release to revision A

| Changes from May 11, 2018 to June 19, 2018 | Page |
|--|---------------------|
| • Changed the document status to PRODUCTION DATA | 1 |
| • Added missing UCB0SCL signal to P1.3/UCB0SOMI/UCB0SCL/OA0+/A3 in pinout figures..... | 11 |
| • Added the $t_{TB, cap}$ parameter in Table 5-13, Timer_B | 45 |
| • Removed the I_{ref} trim parameter from Table 5-27, FRAM | 57 |
| • Added row for "Driver library and FFT library" in Table 6-4, Memory Organization | 65 |
| • Added Section 7.3, ROM Libraries | 114 |
| • Corrected the title and link to reference design in Table 7-1, Tools and Reference Designs | 114 |

3 Device Comparison

Table 3-1 summarizes the features of the available family members.

Table 3-1. Device Comparison⁽¹⁾ (2)

| DEVICE | PROGRAM FRAM | SRAM (bytes) | TB0, TB1, TB2 | TB3 | eUSCI_A | eUSCI_B | 12-BIT ADC CHANNELS | SAC | eCOMP | I/Os | PACKAGE |
|-----------------|--------------|--------------|------------------------|------------------------|---------|------------------|---------------------|-----|-------|------|----------------|
| MSP430FR2355PT | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 12 | 4 | 2 | 44 | 48 PT (LQFP) |
| MSP430FR2353PT | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 12 | 4 | 2 | 44 | 48 PT (LQFP) |
| MSP430FR2355RHA | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | 4 | 2 | 36 | 40 RHA (VQFN) |
| MSP430FR2353RHA | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | 4 | 2 | 36 | 40 RHA (VQFN) |
| MSP430FR2355DBT | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | 4 | 2 | 34 | 38 DBT (TSSOP) |
| MSP430FR2353DBT | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | 4 | 2 | 34 | 38 DBT (TSSOP) |
| MSP430FR2355RSM | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 ⁽⁴⁾ | 8 | 4 | 2 | 28 | 32 RSM (VQFN) |
| MSP430FR2353RSM | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 ⁽⁴⁾ | 8 | 4 | 2 | 28 | 32 RSM (VQFN) |
| MSP430FR2155PT | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 12 | – | 2 | 44 | 48 PT (LQFP) |
| MSP430FR2153PT | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 12 | – | 2 | 44 | 48 PT (LQFP) |
| MSP430FR2155RHA | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | – | 2 | 36 | 40 RHA (VQFN) |
| MSP430FR2153RHA | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | – | 2 | 36 | 40 RHA (VQFN) |
| MSP430FR2155DBT | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | – | 2 | 34 | 38 DBT (TSSOP) |
| MSP430FR2153DBT | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 | 10 | – | 2 | 34 | 38 DBT (TSSOP) |
| MSP430FR2155RSM | 32KB + 512B | 4096 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 ⁽⁴⁾ | 8 | – | 2 | 28 | 32 RSM (VQFN) |
| MSP430FR2153RSM | 16KB + 512B | 2048 | 3 × CCR ⁽³⁾ | 7 × CCR ⁽³⁾ | 2 | 2 ⁽⁴⁾ | 8 | – | 2 | 28 | 32 RSM (VQFN) |

(1) For the most current device, package, and ordering information, see the *Package Option Addendum* in [Section 9](#), or see the TI web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.

(3) A CCR register is a configurable register that provides internal and external capture or compare inputs, or internal and external PWM outputs. Not all CCR channels are package specific. See the definition in [Section 4.3](#).

(4) eUSCI_B1 supports only I²C function.

3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

[TI 16-bit and 32-bit microcontrollers](#)

High-performance, low-power solutions to enable the autonomous future

[Products for MSP430 ultra-low-power sensing & measurement microcontrollers](#)

One platform. One ecosystem. Endless possibilities.

[Companion products for MSP430FR2355](#)

Review products that are frequently purchased or used with this product.

[Reference designs for MSP430FR2355](#)

Find reference designs leveraging the best in TI technology to solve your system-level challenges.

4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 shows the pinout of the 48-pin PT package for the MSP430FR235x MCUs.





Figure 4-1. 48-Pin PT (LQFP) (Top View) – MSP430FR235x

Figure 4-2 shows the pinout of the 40-pin RHA package for the MSP430FR235x MCUs.



NOTE: Connect the exposed thermal pad to VSS.

Figure 4-2. 40-Pin RHA (VQFN) (Top View) – MSP430FR235x

Figure 4-3 shows the pinout of the 38-pin DBT package for the MSP430FR235x MCUs.





Figure 4-3. 38-Pin DBT (TSSOP) (Top View) – MSP430FR235x

Figure 4-4 shows the pinout of the 32-pin RSM package for the MSP430FR235x MCUs.



NOTE: Connect the exposed thermal pad to VSS.

Figure 4-4. 32-Pin RSM (VQFN) (Top View) – MSP430FR235x

Figure 4-5 shows the pinout of the 48-pin PT package for the MSP430FR215x MCUs.





Figure 4-5. 48-Pin PT (LQFP) (Top View) – MSP430FR215x

Figure 4-6 shows the pinout of the 40-pin RHA package for the MSP430FR215x MCUs.



NOTE: Connect the exposed thermal pad to VSS.

Figure 4-6. 40-Pin RHA (VQFN) (Top View) – MSP430FR215x

Figure 4-7 shows the pinout of the 38-pin DBT package for the MSP430FR215x MCUs.





Figure 4-7. 38-Pin DBT (TSSOP) (Top View) – MSP430FR215x

Figure 4-8 shows the pinout of the 32-pin RSM package for the MSP430FR215x MCUs.



NOTE: Connect the exposed thermal pad to VSS.

Figure 4-8. 32-Pin RSM (VQFN) (Top View) – MSP430FR215x

4.2 Pin Attributes

Table 4-1 lists the attributes of all pins.

Table 4-1. Pin Attributes

| PIN NUMBER | | | | SIGNAL NAME ^{(1) (2)} | SIGNAL TYPE ⁽³⁾ | BUFFER TYPE ⁽⁴⁾ | POWER SOURCE | RESET STATE AFTER BOR ⁽⁵⁾ |
|------------|-----|-----|-----|--------------------------------|----------------------------|----------------------------|--------------|--------------------------------------|
| PT | RHA | DBT | RSM | | | | | |
| 1 | 40 | 5 | 32 | P1.2 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB0SIMO | I/O | LVC MOS | DVCC | – |
| | | | | UCB0SDA | I/O | LVC MOS | DVCC | – |
| | | | | TB0TRG | I | LVC MOS | DVCC | – |
| | | | | OA0- ⁽⁶⁾ | I | Analog | DVCC | – |
| | | | | A2 | I | Analog | DVCC | – |
| | | | | Veref- | I | Analog | DVCC | – |
| 2 | 1 | 6 | 1 | P1.1 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB0CLK | I/O | LVC MOS | DVCC | – |
| | | | | ACLK | O | LVC MOS | DVCC | – |
| | | | | OA0O ⁽⁶⁾ | O | Analog | DVCC | – |
| | | | | COMP0_1 | I | Analog | DVCC | – |
| | | | | A1 | I | Analog | DVCC | – |
| 3 | 2 | 7 | 2 | P1.0 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB0STE | I/O | LVC MOS | DVCC | – |
| | | | | SMCLK | O | LVC MOS | DVCC | – |
| | | | | COMP0_0 | I | Analog | DVCC | – |
| | | | | A0 | I | Analog | DVCC | – |
| | | | | Veref+ | I | Analog | DVCC | – |
| 4 | 3 | 8 | 3 | TEST (RD) | I | LVC MOS | DVCC | OFF |
| | | | | SBWTK | I | LVC MOS | DVCC | – |
| 5 | 4 | 9 | 4 | RST (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | NMI | I | LVC MOS | DVCC | – |
| | | | | SBWTDIO | I/O | LVC MOS | DVCC | – |
| 6 | 5 | 10 | 5 | DVCC | P | Power | DVCC | N/A |
| 7 | 6 | 11 | 6 | DVSS | P | Power | DVCC | N/A |
| 8 | 7 | 12 | 7 | P2.7 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB0CLK | I | LVC MOS | DVCC | – |
| | | | | XIN | I | LVC MOS | DVCC | – |
| 9 | 8 | 13 | 8 | P2.6 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | MCLK | O | LVC MOS | DVCC | – |
| | | | | XOUT | O | LVC MOS | DVCC | – |
| 10 | 9 | 14 | 9 | P2.5 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | COMP1.0 | I | Analog | DVCC | – |
| 11 | 10 | 15 | 10 | P2.4 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | COMP1.1 | I | Analog | DVCC | – |

(1) Signals names with (RD) denote the reset default pin name.

(2) To determine the pin mux encodings for each pin, see [Section 6.11](#).

(3) Signal types: I = input, O = output, I/O = input or output

(4) Buffer types: LVC MOS, analog, or power

(5) Reset states:

OFF = High-impedance input with pullup or pulldown disabled (if available)

N/A = Not applicable

(6) MSP430FR235x devices only

Table 4-1. Pin Attributes (continued)

| PIN NUMBER | | | | SIGNAL NAME ^{(1) (2)} | SIGNAL TYPE ⁽³⁾ | BUFFER TYPE ⁽⁴⁾ | POWER SOURCE | RESET STATE AFTER BOR ⁽⁵⁾ |
|------------|-----|-----|-----|--------------------------------|----------------------------|----------------------------|--------------|--------------------------------------|
| PT | RHA | DBT | RSM | | | | | |
| 12 | 11 | 16 | 11 | P4.7 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB1SOMI ⁽⁷⁾ | I/O | LVC MOS | DVCC | – |
| | | | | UCB1SCL | I/O | LVC MOS | DVCC | – |
| 13 | 12 | 17 | 12 | P4.6 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB1SIMO ⁽⁷⁾ | I/O | LVC MOS | DVCC | – |
| | | | | UCB1SDA | I/O | LVC MOS | DVCC | – |
| 14 | 13 | 18 | – | P4.5 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB1CLK | I/O | LVC MOS | DVCC | – |
| 15 | 14 | 19 | – | P4.4 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB1STE | I/O | LVC MOS | DVCC | – |
| 16 | – | – | – | P6.6 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB3CLK | I | LVC MOS | DVCC | – |
| 17 | – | – | – | P6.5 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB3.6 | I/O | LVC MOS | DVCC | – |
| 18 | – | – | – | P6.4 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB3.5 | I/O | LVC MOS | DVCC | – |
| 19 | – | – | – | P6.3 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB3.4 | I/O | LVC MOS | DVCC | – |
| 20 | – | – | – | P6.2 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB3.3 | I/O | LVC MOS | DVCC | – |
| 21 | 15 | – | – | P6.1 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB3.2 | I/O | LVC MOS | DVCC | – |
| 22 | 16 | – | – | P6.0 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB3.1 | I/O | LVC MOS | DVCC | – |
| 23 | 17 | 20 | 13 | P4.3 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA1TXD | O | LVC MOS | DVCC | – |
| | | | | UCA1SIMO | I/O | LVC MOS | DVCC | – |
| | | | | UCA1TXD | O | LVC MOS | DVCC | – |
| 24 | 18 | 21 | 14 | P4.2 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA1RXD | I | LVC MOS | DVCC | – |
| | | | | UCA1SOMI | I/O | LVC MOS | DVCC | – |
| | | | | UCA1RXD | I | LVC MOS | DVCC | – |
| 25 | 19 | 22 | 15 | P4.1 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA1CLK | I/O | LVC MOS | DVCC | – |
| 26 | 20 | 23 | 16 | P4.0 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA1STE | I/O | LVC MOS | DVCC | – |
| | | | | ISOTXD | O | LVC MOS | DVCC | – |
| | | | | ISORXD | I | LVC MOS | DVCC | – |
| 27 | 21 | 24 | – | P2.3 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB1TRG | I | LVC MOS | DVCC | – |
| 28 | 22 | 25 | – | P2.2 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB1CLK | I | LVC MOS | DVCC | – |
| 29 | 23 | 26 | 17 | P2.1 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB1.2 | I/O | LVC MOS | DVCC | – |
| | | | | COMP1.O | O | LVC MOS | DVCC | – |

(7) Not applicable in RSM package.

Table 4-1. Pin Attributes (continued)

| PIN NUMBER | | | | SIGNAL NAME ^{(1) (2)} | SIGNAL TYPE ⁽³⁾ | BUFFER TYPE ⁽⁴⁾ | POWER SOURCE | RESET STATE AFTER BOR ⁽⁵⁾ |
|------------|-----|-----|-----|--------------------------------|----------------------------|----------------------------|--------------|--------------------------------------|
| PT | RHA | DBT | RSM | | | | | |
| 30 | 24 | 27 | 18 | P2.0 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB1.1 | I/O | LVC MOS | DVCC | – |
| | | | | COMP0.O | O | LVC MOS | DVCC | – |
| 31 | 25 | 28 | 19 | P1.7 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA0TXD | O | LVC MOS | DVCC | – |
| | | | | UCA0SIMO | I/O | LVC MOS | DVCC | – |
| | | | | TB0.2 | I/O | LVC MOS | DVCC | – |
| | | | | TDO | O | LVC MOS | DVCC | – |
| | | | | OA1+ ⁽⁶⁾ | I | Analog | DVCC | – |
| | | | | A7 | I | Analog | DVCC | – |
| 32 | 26 | 29 | 20 | VREF+ | O | Analog | DVCC | – |
| | | | | P1.6 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA0RXD | I | LVC MOS | DVCC | – |
| | | | | UCA0SOMI | I/O | LVC MOS | DVCC | – |
| | | | | TB0.1 | I/O | LVC MOS | DVCC | – |
| | | | | TDI | I | LVC MOS | DVCC | – |
| | | | | TCLK | I | LVC MOS | DVCC | – |
| 33 | 27 | 30 | 21 | OA1- ⁽⁶⁾ | I | Analog | DVCC | – |
| | | | | A6 | I | Analog | DVCC | – |
| | | | | P1.5 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA0CLK | I/O | LVC MOS | DVCC | – |
| | | | | TMS | I | LVC MOS | DVCC | – |
| 34 | 28 | 31 | 22 | OA1O ⁽⁶⁾ | O | Analog | DVCC | – |
| | | | | A5 | I | Analog | DVCC | – |
| | | | | P1.4 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCA0STE | I/O | LVC MOS | DVCC | – |
| 35 | 29 | 32 | 23 | TCK | I | LVC MOS | DVCC | – |
| | | | | A4 | I | Analog | DVCC | – |
| 36 | 30 | 33 | 24 | P3.7 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | OA3+ ⁽⁶⁾ | I | Analog | DVCC | – |
| 37 | 31 | 34 | 25 | P3.6 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | OA3- ⁽⁶⁾ | I | Analog | DVCC | – |
| 38 | 32 | 35 | 26 | P3.5 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | OA3O ⁽⁶⁾ | O | Analog | DVCC | – |
| 39 | – | – | – | P3.4 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | SMCLK | O | LVC MOS | DVCC | – |
| 40 | – | – | – | P5.4 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | P5.3 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB2TRG | I | LVC MOS | DVCC | – |
| 41 | – | – | – | A11 | I | Analog | DVCC | – |
| | | | | P5.2 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB2CLK | I | LVC MOS | DVCC | – |
| | | | | A10 | I | Analog | DVCC | – |

Table 4-1. Pin Attributes (continued)

| PIN NUMBER | | | | SIGNAL NAME ⁽¹⁾ ⁽²⁾ | SIGNAL TYPE ⁽³⁾ | BUFFER TYPE ⁽⁴⁾ | POWER SOURCE | RESET STATE AFTER BOR ⁽⁵⁾ |
|------------|-----|-----|-----|---|----------------------------|----------------------------|--------------|--------------------------------------|
| PT | RHA | DBT | RSM | | | | | |
| 42 | 33 | 36 | – | P5.1 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB2.2 | I/O | LVC MOS | DVCC | – |
| | | | | MFM.TX | O | LVC MOS | DVCC | – |
| | | | | A9 | I | Analog | DVCC | – |
| 43 | 34 | 37 | – | P5.0 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | TB2.1 | I/O | LVC MOS | DVCC | – |
| | | | | MFM.RX | I | LVC MOS | DVCC | – |
| | | | | A8 | I | Analog | DVCC | – |
| 44 | 35 | 38 | 27 | P3.3 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | OA2+ ⁽⁶⁾ | I | Analog | DVCC | – |
| 45 | 36 | 1 | 28 | P3.2 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | OA2- ⁽⁶⁾ | I | Analog | DVCC | – |
| 46 | 37 | 2 | 29 | P3.1 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | OA2O ⁽⁶⁾ | O | Analog | DVCC | – |
| 47 | 38 | 3 | 30 | P3.0 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | MCLK | O | LVC MOS | DVCC | – |
| 48 | 39 | 4 | 31 | P1.3 (RD) | I/O | LVC MOS | DVCC | OFF |
| | | | | UCB0SOMI | I/O | LVC MOS | DVCC | – |
| | | | | UCB0SCL | I/O | LVC MOS | DVCC | – |
| | | | | OA0+ ⁽⁶⁾ | I | Analog | DVCC | – |
| | | | | A3 | I | Analog | DVCC | – |

4.3 Signal Descriptions

Table 4-2 describes the signals for all device variants and package options.

Table 4-2. Signal Descriptions

| FUNCTION | SIGNAL NAME | PIN NUMBER ⁽¹⁾ | | | | PIN TYPE ⁽²⁾ | DESCRIPTION |
|---------------------|-------------|---------------------------|-----|-----|-----|-------------------------|--|
| | | PT | RHA | DBT | RSM | | |
| ADC | A0 | 3 | 2 | 7 | 2 | I | Analog input A0 |
| | A1 | 2 | 1 | 6 | 1 | I | Analog input A1 |
| | A2 | 1 | 40 | 5 | 32 | I | Analog input A2 |
| | A3 | 48 | 39 | 4 | 31 | I | Analog input A3 |
| | A4 | 34 | 28 | 31 | 22 | I | Analog input A4 |
| | A5 | 33 | 27 | 30 | 21 | I | Analog input A5 |
| | A6 | 32 | 26 | 29 | 20 | I | Analog input A6 |
| | A7 | 31 | 25 | 28 | 19 | I | Analog input A7 |
| | A8 | 43 | 34 | 37 | – | I | Analog input A8 |
| | A9 | 42 | 33 | 36 | – | I | Analog input A9 |
| | A10 | 41 | – | – | – | I | Analog input A10 |
| | A11 | 40 | – | – | – | I | Analog input A11 |
| | Veref+ | 3 | 2 | 7 | 2 | I | ADC positive reference |
| | Veref- | 1 | 40 | 5 | 32 | I | ADC negative reference |
| eCOMP0 | C0 | 3 | 2 | 7 | 2 | I | Comparator input channel C0 |
| | C1 | 2 | 1 | 6 | 1 | I | Comparator input channel C1 |
| | COUT | 30 | 24 | 27 | 18 | O | Comparator output channel COUT |
| eCOMP1 | C0 | 10 | 9 | 14 | 9 | I | Comparator input channel C0 |
| | C1 | 11 | 10 | 15 | 10 | I | Comparator input channel C1 |
| | COUT | 29 | 23 | 26 | 17 | O | Comparator output channel COUT |
| SAC0 ⁽³⁾ | OA0+ | 48 | 39 | 4 | 31 | I | SAC0, OA positive input |
| | OA0- | 1 | 40 | 5 | 32 | I | SAC0, OA negative input |
| | OA0O | 2 | 1 | 6 | 1 | O | SAC0, OA output |
| SAC1 ⁽³⁾ | OA1+ | 31 | 25 | 28 | 19 | I | SAC1, OA positive input |
| | OA1- | 32 | 26 | 29 | 20 | I | SAC1, OA negative input |
| | OA1O | 33 | 27 | 30 | 21 | O | SAC1, OA output |
| SAC2 ⁽³⁾ | OA2+ | 44 | 35 | 38 | 27 | I | SAC2, OA positive input |
| | OA2- | 45 | 36 | 1 | 28 | I | SAC2, OA negative input |
| | OA2O | 46 | 37 | 2 | 29 | O | SAC2, OA output |
| SAC3 ⁽³⁾ | OA3+ | 35 | 29 | 32 | 23 | I | SAC3, OA positive input |
| | OA3- | 36 | 30 | 33 | 24 | I | SAC3, OA negative input |
| | OA0 | 37 | 31 | 34 | 25 | O | SAC3, OA output |
| Clock | ACLK | 2 | 1 | 6 | 1 | O | ACLK output |
| | MCLK | 9 | 8 | 13 | 8 | O | MCLK output |
| | | 47 | 38 | 3 | 30 | O | |
| | SMCLK | 3 | 2 | 7 | 2 | O | SMCLK output |
| | | 38 | 32 | 35 | 26 | O | |
| | XIN | 8 | 7 | 12 | 7 | I | Input terminal for crystal oscillator |
| | XOUT | 9 | 8 | 13 | 8 | O | Output terminal for crystal oscillator |

(1) Any pin that is not bonded out in a smaller package must be initialized by software after reset to achieve the lowest leakage current.

(2) I = input, O = output, I/O = input/output, P = power

(3) MSP430FR235x devices only

Table 4-2. Signal Descriptions (continued)

| FUNCTION | SIGNAL NAME | PIN NUMBER ⁽¹⁾ | | | | PIN TYPE ⁽²⁾ | DESCRIPTION |
|--------------|-------------|---------------------------|-----|-----|-----|-------------------------|---|
| | | PT | RHA | DBT | RSM | | |
| Debug | SBWTCK | 4 | 3 | 8 | 3 | I | Spy-Bi-Wire input clock |
| | SBWTDIO | 5 | 4 | 9 | 4 | I/O | Spy-Bi-Wire data input/output |
| | TCK | 34 | 28 | 31 | 22 | I | Test clock |
| | TCLK | 32 | 26 | 29 | 20 | I | Test clock input |
| | TDI | 32 | 26 | 29 | 20 | I | Test data input |
| | TDO | 31 | 25 | 28 | 19 | O | Test data output |
| | TMS | 33 | 27 | 30 | 21 | I | Test mode select |
| | TEST | 4 | 3 | 8 | 3 | I | Test mode pin – selected digital I/O on JTAG pins |
| System | NMI | 5 | 4 | 9 | 4 | I | Nonmaskable interrupt input |
| | RST | 5 | 4 | 9 | 4 | I/O | Reset input, active-low |
| Power | DVCC | 6 | 5 | 10 | 5 | P | Power supply |
| | DVSS | 7 | 6 | 11 | 6 | P | Power ground |
| | VREF+ | 31 | 25 | 28 | 19 | P | Output of positive reference voltage with ground as reference |
| GPIO, Port 1 | P1.0 | 3 | 2 | 7 | 2 | I/O | General-purpose I/O |
| | P1.1 | 2 | 1 | 6 | 1 | I/O | General-purpose I/O |
| | P1.2 | 1 | 40 | 5 | 32 | I/O | General-purpose I/O |
| | P1.3 | 48 | 39 | 4 | 31 | I/O | General-purpose I/O |
| | P1.4 | 34 | 28 | 31 | 22 | I/O | General-purpose I/O ⁽⁴⁾ |
| | P1.5 | 33 | 27 | 30 | 21 | I/O | General-purpose I/O ⁽⁴⁾ |
| | P1.6 | 32 | 26 | 29 | 20 | I/O | General-purpose I/O ⁽⁴⁾ |
| | P1.7 | 31 | 25 | 28 | 19 | I/O | General-purpose I/O ⁽⁴⁾ |
| GPIO, Port 2 | P2.0 | 30 | 24 | 27 | 18 | I/O | General-purpose I/O |
| | P2.1 | 29 | 23 | 26 | 17 | I/O | General-purpose I/O |
| | P2.2 | 28 | 22 | 25 | – | I/O | General-purpose I/O |
| | P2.3 | 27 | 21 | 24 | – | I/O | General-purpose I/O |
| | P2.4 | 11 | 10 | 15 | 10 | I/O | General-purpose I/O |
| | P2.5 | 10 | 9 | 14 | 9 | I/O | General-purpose I/O |
| | P2.6 | 9 | 8 | 13 | 8 | I/O | General-purpose I/O |
| | P2.7 | 8 | 7 | 12 | 7 | I/O | General-purpose I/O |
| GPIO, Port 3 | P3.0 | 47 | 38 | 3 | 30 | I/O | General-purpose I/O |
| | P3.1 | 46 | 37 | 2 | 29 | I/O | General-purpose I/O |
| | P3.2 | 45 | 36 | 1 | 28 | I/O | General-purpose I/O |
| | P3.3 | 44 | 35 | 38 | 27 | I/O | General-purpose I/O |
| | P3.4 | 38 | 32 | 35 | 26 | I/O | General-purpose I/O |
| | P3.5 | 37 | 31 | 34 | 25 | I/O | General-purpose I/O |
| | P3.6 | 36 | 30 | 33 | 24 | I/O | General-purpose I/O |
| | P3.7 | 35 | 29 | 32 | 23 | I/O | General-purpose I/O |

(4) Because this pin is multiplexed with the JTAG function, TI recommends disabling the pin interrupt function while in JTAG debug to prevent collisions.

Functions shared with these four pins cannot be debugged if 4-wire JTAG is used for debug.

Table 4-2. Signal Descriptions (continued)

| FUNCTION | SIGNAL NAME | PIN NUMBER ⁽¹⁾ | | | | PIN TYPE ⁽²⁾ | DESCRIPTION |
|------------------|-------------|---------------------------|-----|-----|-----|-------------------------|---|
| | | PT | RHA | DBT | RSM | | |
| GPIO, Port 4 | P4.0 | 26 | 20 | 23 | 16 | I/O | General-purpose I/O |
| | P4.1 | 25 | 19 | 22 | 15 | I/O | General-purpose I/O |
| | P4.2 | 24 | 18 | 21 | 14 | I/O | General-purpose I/O |
| | P4.3 | 23 | 17 | 20 | 13 | I/O | General-purpose I/O |
| | P4.4 | 15 | 14 | 19 | – | I/O | General-purpose I/O |
| | P4.5 | 14 | 13 | 18 | – | I/O | General-purpose I/O |
| | P4.6 | 13 | 12 | 17 | 12 | I/O | General-purpose I/O |
| GPIO, Port 5 | P5.0 | 43 | 34 | 37 | – | I/O | General-purpose I/O |
| | P5.1 | 42 | 33 | 36 | – | I/O | General-purpose I/O |
| | P5.2 | 41 | – | – | – | I/O | General-purpose I/O |
| | P5.3 | 40 | – | – | – | I/O | General-purpose I/O |
| | P5.4 | 39 | – | – | – | I/O | General-purpose I/O |
| GPIO, Port 6 | P6.0 | 22 | 16 | – | – | I/O | General-purpose I/O |
| | P6.1 | 21 | 15 | – | – | I/O | General-purpose I/O |
| | P6.2 | 20 | – | – | – | I/O | General-purpose I/O |
| | P6.3 | 19 | – | – | – | I/O | General-purpose I/O |
| | P6.4 | 18 | – | – | – | I/O | General-purpose I/O |
| | P6.5 | 17 | – | – | – | I/O | General-purpose I/O |
| | P6.6 | 16 | – | – | – | I/O | General-purpose I/O |
| UART | UCA0TXD | 31 | 25 | 28 | 19 | O | eUSCI_A0 UART transmit data |
| | UCA0RXD | 32 | 26 | 29 | 20 | I | eUSCI_A0 UART receive data |
| | UCA1TXD | 23 | 17 | 20 | 13 | O | eUSCI_A1 UART transmit data |
| | UCA1RXD | 24 | 18 | 21 | 14 | I | eUSCI_A1 UART receive data |
| ISO | ISOTXD | 26 | 20 | 23 | 16 | O | ISO transmit data (the logical AND product of UCA1TXD and TB3.2B) |
| | ISORXD | 26 | 20 | 23 | 16 | I | ISO receive data (to UCA1RXD and TB3.CCI2B) |
| SPI | UCA0STE | 34 | 28 | 31 | 22 | I/O | eUSCI_A0 SPI slave transmit enable |
| | UCA0CLK | 33 | 27 | 30 | 21 | I/O | eUSCI_A0 SPI clock input/output |
| | UCA0SOMI | 32 | 26 | 29 | 20 | I/O | eUSCI_A0 SPI slave out/master in |
| | UCA0SIMO | 31 | 25 | 28 | 19 | I/O | eUSCI_A0 SPI slave in/master out |
| | UCA1STE | 26 | 20 | 23 | 16 | I/O | eUSCI_A1 SPI slave transmit enable |
| | UCA1CLK | 25 | 19 | 22 | 15 | I/O | eUSCI_A1 SPI clock input/output |
| | UCA1SOMI | 24 | 18 | 21 | 14 | I/O | eUSCI_A1 SPI slave out/master in |
| | UCA1SIMO | 23 | 17 | 20 | 13 | I/O | eUSCI_A1 SPI slave in/master out |
| | UCB0STE | 3 | 2 | 7 | 2 | I/O | eUSCI_B0 slave transmit enable |
| | UCB0CLK | 2 | 1 | 6 | 1 | I/O | eUSCI_B0 clock input/output |
| | UCB0SIMO | 1 | 40 | 5 | 32 | I/O | eUSCI_B0 SPI slave in/master out |
| | UCB0SOMI | 48 | 39 | 4 | 31 | I/O | eUSCI_B0 SPI slave out/master in |
| | UCB1STE | 15 | 14 | 19 | – | I/O | eUSCI_B1 slave transmit enable |
| | UCB1CLK | 14 | 13 | 18 | – | I/O | eUSCI_B1 clock input/output |
| | UCB1SIMO | 13 | 12 | 17 | – | I/O | eUSCI_B1 SPI slave in/master out |
| | UCB1SOMI | 12 | 11 | 16 | – | I/O | eUSCI_B1 SPI slave out/master in |
| I ² C | UCB0SCL | 48 | 39 | 4 | 31 | I/O | eUSCI_B0 I ² C clock |
| | UCB0SDA | 1 | 40 | 5 | 32 | I/O | eUSCI_B0 I ² C data |
| | UCB1SCL | 12 | 11 | 16 | 11 | I/O | eUSCI_B1 I ² C clock |
| | UCB1SDA | 13 | 12 | 17 | 12 | I/O | eUSCI_B1 I ² C data |

Table 4-2. Signal Descriptions (continued)

| FUNCTION | SIGNAL NAME | PIN NUMBER ⁽¹⁾ | | | | PIN TYPE ⁽²⁾ | DESCRIPTION |
|------------------|-------------|---------------------------|-----|-----|-----|-------------------------|---|
| | | PT | RHA | DBT | RSM | | |
| Timer_B | TB0.1 | 32 | 26 | 29 | 20 | I/O | Timer TB0 CCR1 capture: CCI1A input, compare: Out1 output |
| | TB0.2 | 31 | 25 | 28 | 19 | I/O | Timer TB0 CCR2 capture: CCI2A input compare: Out2 output |
| | TB0TRG | 1 | 40 | 5 | 32 | I | TB0 external trigger input for TB0OUTH |
| | TB0CLK | 8 | 7 | 12 | 7 | I | Timer clock input TBCLK for TB0 |
| | TB1.1 | 30 | 24 | 27 | 18 | I/O | Timer TB1 CCR1 capture: CCI1A input compare: Out1 output |
| | TB1.2 | 29 | 23 | 26 | 17 | I/O | Timer TB1 CCR2 capture: CCI2A input compare: Out2 output |
| | TB1CLK | 28 | 22 | 25 | – | I | Timer clock input TBCLK for TB1 |
| | TB1TRG | 27 | 21 | 24 | – | I | TB1 external trigger input for TB1OUTH |
| | TB2.1 | 43 | 34 | 37 | – | I/O | Timer TB2 CCR1 capture: CCI1A input compare: Out1 output |
| | TB2.2 | 42 | 33 | 36 | – | I/O | Timer TB2 CCR2 capture: CCI2A input compare: Out2 output |
| | TB2CLK | 41 | – | – | – | I | Timer clock input TBCLK for TB2 |
| | TB2TRG | 40 | – | – | – | I | TB2 external trigger input for TB2OUTH |
| | TB3.1 | 22 | 16 | – | – | I/O | Timer TB3 CCR1 capture: CCI1A input compare: Out1 output |
| | TB3.2 | 21 | 15 | – | – | I/O | Timer TB3 CCR2 capture: CCI2A input compare: Out2 output |
| | TB3.3 | 20 | – | – | – | I/O | Timer TB3 CCR3 capture: CCI3A input compare: Out3 output |
| | TB3.4 | 19 | – | – | – | I/O | Timer TB3 CCR4 capture: CCI4A input compare: Out4 output |
| | TB3.5 | 18 | – | – | – | I/O | Timer TB3 CCR5 capture: CCI5A input compare: Out5 outputs |
| | TB3.6 | 17 | – | – | – | I/O | Timer TB3 CCR6 capture: CCI6A input compare: Out6 output |
| | TB3CLK | 16 | – | – | – | I | Timer clock input TBCLK for TB3 |
| MFM | TX | 42 | 33 | 36 | – | O | Manchester function module transmit |
| | RX | 43 | 34 | 37 | – | I | Manchester function module receive |
| VQFN thermal pad | | – | Pad | – | Pad | – | Connect the exposed thermal pad to VSS. |

4.4 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and diagrams of the multiplexed ports, see [Section 6.11](#).

4.5 Buffer Type

[Table 4-3](#) defines the pin buffer types that are listed in [Table 4-1](#).

Table 4-3. Buffer Type

| BUFFER TYPE (STANDARD) | NOMINAL VOLTAGE | HYSTERESIS | PU OR PD | NOMINAL PU OR PD STRENGTH (μ A) | OUTPUT DRIVE STRENGTH (mA) | OTHER CHARACTERISTICS |
|------------------------|-----------------|----------------|--------------|--------------------------------------|------------------------------------|---|
| LVC MOS | 3.0 V | $\gamma^{(1)}$ | Programmable | See Section 5.12.5 | See Section 5.12.5 | |
| Analog | 3.0 V | N | N/A | N/A | N/A | See the analog modules in Section 5 for details |
| Power (DVCC) | 3.0 V | N | N/A | N/A | N/A | SVS enables hysteresis on DVCC |
| Power (AVCC) | 3.0 V | N | N/A | N/A | N/A | |

(1) Only for input pins

4.6 Connection of Unused Pins

[Table 4-4](#) lists the correct termination of unused pins.

Table 4-4. Connection of Unused Pins⁽¹⁾

| PIN | POTENTIAL | COMMENT |
|------------------------------------|-----------|---|
| Px.0 to Px.7 | Open | Set to port function, output direction (PxDIR.n = 1) |
| $\overline{\text{RST}}/\text{NMI}$ | DVCC | 47-k Ω pullup or internal pullup selected with 10-nF (or 1.1-nF) pulldown ⁽²⁾ |
| TEST | Open | This pin always has an internal pulldown enabled. |

- (1) Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.
- (2) The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode with TI tools like FET interfaces or GANG programmers.

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | DEVICE GRADE | MIN | MAX | UNIT |
|--|-----------------|------|------------------------------------|------|
| Voltage applied at DVCC pin to V _{SS} | T | −0.3 | 4.1 | V |
| Voltage applied to any pin ⁽²⁾ | T | −0.3 | V _{CC} + 0.3 4.1 V Max | V |
| Current across the whole chip including IO currents | T | | +50 | mA |
| Diode current at any device pin | T | | ±2 | mA |
| Maximum junction temperature, T _J | T | | 115 | °C |
| Storage temperature, T _{stg} ⁽³⁾ | T | −40 | 125 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
- (2) All voltages referenced to V_{SS}.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

5.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted)

| | DEVICE GRADE | VALUE | UNIT |
|--|--|-------|------|
| V _(ESD) Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±1000 | V |
| | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±250 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±250 V may actually have higher performance.

5.3 Recommended Operating Conditions

| | DEVICE GRADE | MIN | NOM | MAX | UNIT |
|--|--|-----|-----|-------------------|------|
| V _{CC} Supply voltage applied at DVCC pin ^{(1) (2)(3) (4)} | T | 1.8 | | 3.6 | V |
| V _{SS} Supply voltage applied at DVSS pin | T | | 0 | | V |
| T _A Operating free-air temperature | T | −40 | | 105 | °C |
| T _J Operating junction temperature | T | −40 | | 115 | °C |
| C _{DVCC} Recommended capacitor at DVCC ⁽⁵⁾ | T | 4.7 | 10 | | μF |
| f _{SYSTEM} Processor frequency (maximum MCLK frequency) ⁽⁴⁾⁽⁶⁾ | No FRAM wait states (NWAITSx = 0) | T | 0 | 8 | MHz |
| | With FRAM wait states (NWAITSx = 1) ⁽⁷⁾ | T | 0 | 16 | |
| | With FRAM wait states (NWAITSx = 2) ⁽⁷⁾ | T | 0 | 24 ⁽⁸⁾ | |

- (1) Supply voltage changes faster than 0.2 V/μs can trigger a BOR reset even within the recommended supply voltage range. Following the data sheet recommendation for capacitor C_{DVCC} limits the slopes accordingly.
- (2) Modules can have a different supply voltage range specification. See the specification of the respective module in this data sheet.
- (3) TI recommends that power to the DVCC pin must not exceed the limits specified in *Recommended Operating Conditions*. Exceeding the specified limits can cause malfunction of the device including erroneous writes to RAM and FRAM.
- (4) The minimum supply voltage is defined by the SVS levels. See the SVS threshold parameters in [Table 5-1](#).
- (5) A capacitor tolerance of ±20% or better is required. A low-ESR ceramic capacitor of 100 nF (minimum) should be placed as close as possible (within a few millimeters) to the respective pin pair.
- (6) Modules can have a different maximum input clock specification. See the specification of the respective module in this data sheet.
- (7) Wait states only occur on actual FRAM accesses (that is, on FRAM cache misses). RAM and peripheral accesses are always executed without wait states.
- (8) If clock sources such as HF crystals or the DCO with frequencies >24 MHz are used, the clock must be divided in the clock system to comply with this operating condition.

Recommended Operating Conditions (continued)

| | | DEVICE GRADE | MIN | NOM | MAX | UNIT |
|--------------------|-------------------------|-----------------|-----|-----|-------------------|------|
| f_{ACLK} | Maximum ACLK frequency | T | | | 40 | kHz |
| f_{SMCLK} | Maximum SMCLK frequency | T | | | 24 ⁽⁸⁾ | MHz |

5.4 Active Mode Supply Current Into V_{CC} Excluding External Current

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| PARAMETER | EXECUTION MEMORY | TEST CONDITIONS | DEVICE GRADE | Frequency ($f_{\text{MCLK}} = f_{\text{SMCLK}}$) | | | | UNIT |
|------------------------------|------------------------------|--------------------|-----------------|--|---|---|--|---------------|
| | | | | 1 MHz 0 WAIT STATES (NWAITSx = 0) | 8 MHz 0 WAIT STATES (NWAITSx = 0) | 16 MHz 1 WAIT STATE (NWAITSx = 1) | 24 MHz 2 WAIT STATES (NWAITSx = 2) | |
| | | | | TYP | MAX | TYP | MAX | |
| $I_{\text{AM, FRAM}}(0\%)$ | FRAM 0% cache hit ratio | 3.0 V, 25°C | T | 555 | 3084 | 3411 | 3692 | μA |
| | | 3.0 V, 85°C | T | 575 | 3207 | 3519 | 3807 | |
| | | 3.0 V, 105°C | T | 583 | 3233 | 3545 | 3833 | |
| $I_{\text{AM, FRAM}}(100\%)$ | FRAM 100% cache hit ratio | 3.0 V, 25°C | T | 261 | 724 | 1245 | 1772 | μA |
| | | 3.0 V, 85°C | T | 272 | 742 | 1267 | 1800 | |
| | | 3.0 V, 105°C | T | 283 | 753 | 1281 | 1817 | |
| $I_{\text{AM, RAM}}^{(2)}$ | RAM | 3.0 V, 25°C | T | 285 | 917 | 1627 | 2355 | μA |

(1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. Characterized with program executing typical data processing.

$f_{\text{ACLK}} = 32768 \text{ Hz}$, $f_{\text{MCLK}} = f_{\text{SMCLK}} = f_{\text{DCO}}$ at specified frequency

Program and data entirely reside in FRAM. All execution is from FRAM.

(2) Program and data reside entirely in RAM. All execution is from RAM. No access to FRAM.

5.5 Active Mode Supply Current Per MHz

$V_{\text{CC}} = 3.0 \text{ V}$, $T_{\text{A}} = 25^\circ\text{C}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|--------------------------|---|-----------------|-----|-----|-----|--------------------------|
| $dI_{\text{AM,FRAM}}/df$ | Active mode current consumption per MHz, execution from FRAM, no wait states ⁽¹⁾ (I_{AM} , 75% cache hit rate at 8 MHz – I_{AM} , 75% cache hit rate at 1 MHz) / 7 MHz | T | | 142 | | $\mu\text{A}/\text{MHz}$ |

(1) All peripherals are turned on in default settings.

5.6 Low-Power Mode LPM0 Supply Currents Into V_{CC} Excluding External Current

$V_{\text{CC}} = 3.0 \text{ V}$, $T_{\text{A}} = 25^\circ\text{C}$ (unless otherwise noted)^{(1) (2)}

| PARAMETER | V_{CC} | DEVICE GRADE | FREQUENCY (f_{SMCLK}) | | | | UNIT |
|---|-----------------|-----------------|----------------------------------|-------|--------|--------|---------------|
| | | | 1 MHz | 8 MHz | 16 MHz | 24 MHz | |
| | | | TYP | MAX | TYP | MAX | |
| I_{LPM0} Low-power mode 0 supply current | 2.0 V | T | 199 | 312 | 437 | 637 | μA |
| | 3.0 V | T | 211 | 324 | 449 | 649 | |

(1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

(2) Current for watchdog timer clocked by SMCLK included.

$f_{\text{ACLK}} = 32768 \text{ Hz}$, $f_{\text{MCLK}} = 0 \text{ MHz}$, f_{SMCLK} at specified frequency.

5.7 Low-Power Mode LPM3 and LPM4 Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) ⁽¹⁾

| PARAMETER | DEVICE GRADE | V_{CC} | –40°C | | 25°C | | 85°C | | 105°C | | UNIT |
|---|--------------|----------|-------|-----|------|-----|------|-------|-------|-------|------|
| | | | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | |
| $I_{LPM3,XT1}$ Low-power mode 3, includes SVS ^{(2) (3) (4)} | T | 3.0 V | 1.21 | | 1.49 | | 6.35 | 21.85 | 13.29 | 47.87 | μA |
| $I_{LPM3,XT1}$ Low-power mode 3, includes SVS ^{(2) (3) (4)} | T | 2.0 V | 1.18 | | 1.45 | | 6.28 | | 13.17 | | μA |
| $I_{LPM3,VLO}$ Low-power mode 3, VLO, excludes SVS ⁽⁵⁾ | T | 3.0 V | 1.01 | | 1.29 | | 6.15 | 21.65 | 13.1 | 47.67 | μA |
| $I_{LPM3,VLO}$ Low-power mode 3, VLO, excludes SVS ⁽⁵⁾ | T | 2.0 V | 0.99 | | 1.26 | | 6.09 | | 12.98 | | μA |
| $I_{LPM3,RTC}$ Low-power mode 3, RTC, excludes SVS ⁽⁶⁾ | T | 3.0 V | 1.15 | | 1.43 | | 6.29 | | 13.24 | | μA |
| $I_{LPM3,RTC}$ Low-power mode 3, RTC, excludes SVS ⁽⁶⁾ | T | 2.0 V | 1.13 | | 1.41 | | 6.23 | | 13.13 | | μA |
| $I_{LPM4,SVS}$ Low-power mode 4, includes SVS | T | 3.0 V | 0.74 | | 1.00 | | 5.83 | | 12.73 | | μA |
| $I_{LPM4,SVS}$ Low-power mode 4, includes SVS | T | 2.0 V | 0.72 | | 0.98 | | 5.77 | | 12.62 | | μA |
| $I_{LPM4,}$ Low-power mode 4, excludes SVS | T | 3.0 V | 0.56 | | 0.82 | | 5.64 | | 12.54 | | μA |
| $I_{LPM4,}$ Low-power mode 4, excludes SVS | T | 2.0 V | 0.55 | | 0.81 | | 5.59 | | 12.45 | | μA |
| $I_{LPM4,RTC,VLO}$ Low-power mode 4, RTC is sourced from VLO, excludes SVS ⁽⁷⁾ | T | 3.0 V | 0.66 | | 0.93 | | 5.76 | | 12.67 | | μA |
| $I_{LPM4,RTC,VLO}$ Low-power mode 4, RTC is sourced from VLO, excludes SVS ⁽⁷⁾ | T | 2.0 V | 0.66 | | 0.92 | | 5.71 | | 12.58 | | μA |
| $I_{LPM4,RTC,XT1}$ Low-power mode 4, RTC is sourced from XT1, excludes SVS ⁽⁸⁾ | T | 3.0 V | 1.06 | | 1.34 | | 6.21 | | 13.15 | | μA |
| $I_{LPM4,RTC,XT1}$ Low-power mode 4, RTC is sourced from XT1, excludes SVS ⁽⁸⁾ | T | 2.0 V | 1.05 | | 1.33 | | 6.16 | | 13.05 | | μA |

(1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current

(2) Not applicable for devices with HF crystal oscillator only.

(3) Characterized with a Seiko Crystal SC-32S crystal with a load capacitance chosen to closely match the required load.

(4) Low-power mode 3, includes SVS test conditions:

Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1} , f_{MCLK} = f_{SMCLK} = 0 MHz

(5) Low-power mode 3, VLO, excludes SVS test conditions:

Current for watchdog timer clocked by VLO included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

f_{XT1} = 32768 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz

(6) RTC wakes every second with external 32768-Hz clock as source.

(7) Low-power mode 4, VLO, excludes SVS test conditions:

Current for RTC clocked by VLO included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

f_{XT1} = 32768 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz

(8) Low-power mode 4, XT1, excludes SVS test conditions:

Current for RTC clocked by XT1 included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

f_{XT1} = 32768 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz

5.8 Low-Power Mode LPMx.5 Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | DEVICE GRADE | V_{CC} | –40°C | | 25°C | | 85°C | | 105°C | | UNIT |
|--|--------------|----------|-------|-----|-------|-----|-------|-------|-------|-------|------|
| | | | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | |
| $I_{LPM3.5, XT1}$ Low-power mode 3.5, includes SVS ⁽¹⁾ ⁽²⁾ ⁽³⁾ (also see Figure 5-3) | T | 3.0 V | 0.57 | | 0.62 | | 0.89 | 2.06 | 1.27 | 3.21 | μA |
| $I_{LPM3.5, XT1}$ Low-power mode 3.5, includes SVS ⁽¹⁾ ⁽²⁾ ⁽³⁾ (also see Figure 5-3) | T | 2.0 V | 0.55 | | 0.59 | | 0.84 | | 1.19 | | μA |
| $I_{LPM4.5, SVS}$ Low-power mode 4.5, includes SVS ⁽⁴⁾ | T | 3.0 V | 0.27 | | 0.29 | | 0.41 | 0.63 | 0.61 | 1.13 | μA |
| $I_{LPM4.5, SVS}$ Low-power mode 4.5, includes SVS ⁽⁴⁾ | T | 2.0 V | 0.25 | | 0.27 | | 0.37 | | 0.55 | | μA |
| $I_{LPM4.5}$ Low-power mode 4.5, excludes SVS ⁽⁵⁾ | T | 3.0 V | 0.031 | | 0.042 | | 0.153 | 0.343 | 0.337 | 0.832 | μA |
| $I_{LPM4.5}$ Low-power mode 4.5, excludes SVS ⁽⁵⁾ | T | 2.0 V | 0.025 | | 0.036 | | 0.128 | | 0.289 | | μA |

(1) Not applicable for devices with HF crystal oscillator only

(2) Characterized with a Seiko Crystal SC-32S crystal with a load capacitance chosen to closely match the required load.

(3) Low-power mode 3.5, includes SVS test conditions:

Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.

PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1} , f_{MCLK} = f_{SMCLK} = 0 MHz

(4) Low-power mode 4.5, includes SVS test conditions:

Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.

PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

f_{XT1} = 0 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz

(5) Low-power mode 4.5, excludes SVS test conditions:

Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.

PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

f_{XT1} = 0 Hz, f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz

5.9 Production Distribution of LPM Supply Currents

$$V_{CC} = 3 \text{ V}$$




Figure 5-1. Population vs Low-Power Mode 3 Supply Current




Figure 5-2. Population vs Low-Power Mode 4 Supply Current




Figure 5-3. LPM3.5 Supply Current vs Temperature




Figure 5-4. LPM4.5 Supply Current vs Temperature

5.10 Typical Characteristics - Current Consumption Per Module

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| MODULE | TEST CONDITIONS | REFERENCE CLOCK | DEVICE GRADE | TYP | UNIT |
|---------|----------------------------------|--------------------|--------------|-----|--------|
| Timer_B | | Module input clock | T | 5 | μA/MHz |
| eUSCI_A | UART mode | Module input clock | T | 7 | μA/MHz |
| eUSCI_A | SPI mode | Module input clock | T | 5 | μA/MHz |
| eUSCI_B | SPI mode | Module input clock | T | 5 | μA/MHz |
| eUSCI_B | I ² C mode, 100 kbaud | Module input clock | T | 5 | μA/MHz |
| RTC | | 32 kHz | T | 85 | nA |
| CRC | From start to end of operation | MCLK | T | 8.5 | μA/MHz |

5.11 Thermal Resistance Characteristics

| THERMAL METRIC ⁽¹⁾ | | VALUE ⁽²⁾ | UNIT |
|-------------------------------|---|----------------------|------|
| R _{θJA} | Junction-to-ambient thermal resistance, still air | QFP 48 pin (PT) | 67.6 |
| | | QFN 40 pin (RHA) | 31.6 |
| | | TSSOP 38 pin (DBT) | 67.0 |
| | | QFN 32 pin (RSM) | 32.3 |
| R _{θJC} | Junction-to-case (top) thermal resistance | QFP 48 pin (PT) | 24.0 |
| | | QFN 40 pin (RHA) | 24.1 |
| | | TSSOP 38 pin (DBT) | 19.8 |
| | | QFN 32 pin (RSM) | 27.8 |
| R _{θJB} | Junction-to-board thermal resistance | QFP 48 pin (PT) | 31.6 |
| | | QFN 40 pin (RHA) | 12.6 |
| | | TSSOP 38 pin (DBT) | 27.3 |
| | | QFN 32 pin (RSM) | 11.8 |

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

(2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC (R_{θJC}) value, which is based on a JEDEC-defined 1S0P system) and will change based on environment and application. For more information, see these EIA/JEDEC standards:

- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

5.12 Timing and Switching Characteristics

5.12.1 Power Supply Sequencing

Figure 5-5 shows the power cycle and reset conditions.




Figure 5-5. Power Cycle, SVS, and BOR Reset Conditions

Table 5-1 lists the characteristics of the SVS and BOR.

Table 5-1. PMM, SVS and BOR

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|---------------------|---|-------------------------|------|------|------|---------------|
| $V_{BOR, safe}$ | Safe BOR power-down level ⁽¹⁾ | T | 0.1 | | | V |
| $t_{BOR, safe}$ | Safe BOR reset delay ⁽²⁾ | T | 10 | | | ms |
| $I_{SVSH, AM}$ | SVS _H current consumption, active mode | $V_{CC} = 3.6\text{ V}$ | | | 1.5 | μA |
| $I_{SVSH, LPM}$ | SVS _H current consumption, low-power modes | $V_{CC} = 3.6\text{ V}$ | | 240 | | nA |
| V_{SVSH-} | SVS _H power-down level ⁽³⁾ | T | 1.71 | 1.80 | 1.87 | V |
| V_{SVSH+} | SVS _H power-up level ⁽³⁾ | T | 1.76 | 1.88 | 1.99 | V |
| V_{SVSH_hys} | SVS _H hysteresis | T | | 100 | | mV |
| $t_{PD, SVSH, AM}$ | SVS _H propagation delay, active mode | T | | | 10 | μs |
| $t_{PD, SVSH, LPM}$ | SVS _H propagation delay, low-power modes | T | | | 100 | μs |

(1) A safe BOR can only be correctly generated only if DVCC must drop below this voltage before it rises.

(2) When an BOR occurs, a safe BOR can only be correctly generated only if DVCC is kept low longer than this period before it reaches V_{SVSH+} .

(3) For additional information, see the [Dynamic Voltage Scaling Power Solution for MSP430 Devices With Single-Channel LDO Reference Design](#).

5.12.2 Reset Timing

Table 5-2 lists the device wake-up times.

Table 5-2. Wake-up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------------|--|--------------|-----------------|-----|-----|---------------------------------|------|
| t _{WAKE-UP FRAM} | (Additional) wake-up time to activate the FRAM in AM if previously disabled through the FRAM controller or from a LPM if immediate activation is selected for wake-up ⁽¹⁾ | T | 3 V | | 10 | | μs |
| t _{WAKE-UP LPM0} | Wake-up time from LPM0 to active mode ⁽¹⁾ | T | 3 V | | | 200 ns + 2.5 / f _{DCO} | |
| t _{WAKE-UP LPM3} | Wake-up time from LPM3 to active mode ⁽¹⁾ | T | 3 V | | 10 | | μs |
| t _{WAKE-UP LPM4} | Wake-up time from LPM4 to active mode ⁽²⁾ | T | 3 V | | 10 | | μs |
| t _{WAKE-UP LPM3.5} | Wake-up time from LPM3.5 to active mode ⁽²⁾ | T | 3 V | | 350 | | μs |
| t _{WAKE-UP LPM4.5} | Wake-up time from LPM4.5 to active mode ⁽²⁾ | SVSHE = 1 | 3 V | | 350 | | μs |
| | | SVSHE = 0 | 3 V | | 1 | | ms |
| t _{WAKE-UP-RESET} | Wake-up time from $\overline{\text{RST}}$ or BOR event to active mode ⁽²⁾ | T | 3 V | | 1 | | ms |
| t _{RESET} | Pulse duration required at $\overline{\text{RST}}$ /NMI pin to accept a reset | T | | 2 | | | μs |

- (1) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge.
- (2) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

5.12.3 Clock Specifications

Table 5-3 lists the characteristics of XT1 in low-frequency mode.

Table 5-3. XT1 Crystal Oscillator (Low Frequency)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|--|---|--------------|-----|-------|------|------|
| $f_{XT1, LF}$ XT1 oscillator crystal, low frequency | LFXTBYPASS = 0 | T | | 32768 | | Hz |
| DC _{XT1, LF} XT1 oscillator LF duty cycle | Measured at MCLK, $f_{LFXT} = 32768$ Hz | T | 30% | | 70% | |
| $f_{XT1, SW}$ XT1 oscillator logic-level square-wave input frequency | LFXTBYPASS = 1 ⁽³⁾⁽⁴⁾ | T | | 32768 | | Hz |
| DC _{XT1, SW} LFXT oscillator logic-level square-wave input duty cycle | LFXTBYPASS = 1 | T | 40% | | 60% | |
| OA _{LFXT} Oscillation allowance for LF crystals ⁽⁵⁾ | LFXTBYPASS = 0, LFXTDRIVE = {3}, $f_{LFXT} = 32768$ Hz, $C_{L, eff} = 12.5$ pF | T | | 200 | | kΩ |
| $C_{L, eff}$ Integrated effective load capacitance ⁽⁶⁾ | ⁽⁷⁾ | T | | 1 | | pF |
| $t_{START, LFXT}$ Start-up time ⁽⁸⁾ | $f_{OSC} = 32768$ Hz, LFXTBYPASS = 0, LFXTDRIVE = {3}, $T_A = 25^\circ\text{C}$, $C_{L, eff} = 12.5$ pF | T | | 1000 | | ms |
| $f_{Fault, LFXT}$ Oscillator fault frequency ⁽⁹⁾ | XTS = 0 ⁽¹⁰⁾ | T | 0 | | 3500 | Hz |

- (1) To improve EMI on the LFXT oscillator, observe the following guidelines.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) See [MSP430 32-kHz Crystal Oscillators](#) for details on crystal section, layout, and testing.
- (3) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger inputs section of this data sheet. Duty cycle requirements are defined by DC_{LFXT, SW}.
- (4) Maximum frequency of operation of the entire device cannot be exceeded.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
 - For LFXTDRIVE = {0}, $C_{L, eff} = 3.7$ pF
 - For LFXTDRIVE = {1}, $6 \text{ pF} \leq C_{L, eff} \leq 9 \text{ pF}$
 - For LFXTDRIVE = {2}, $6 \text{ pF} \leq C_{L, eff} \leq 10 \text{ pF}$
 - For LFXTDRIVE = {3}, $6 \text{ pF} \leq C_{L, eff} \leq 12 \text{ pF}$
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
- (7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.
- (8) Includes startup counter of 1024 clock cycles.
- (9) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag. A static condition or stuck at fault condition sets the flag.
- (10) Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-4 lists the characteristics of XT1 in high-frequency mode.

Table 5-4. XT1 Crystal Oscillator (High Frequency)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|---|---|--------------|-------|-----|-----|----------|
| f_{HFXT} HFXT oscillator crystal frequency, crystal mode | XT1BYPASS = 0, XTS = 1, XT1HFFREQ = 00 | T | 1 | | 4 | MHz |
| | XT1BYPASS = 0, XTS = 1, XT1HFFREQ = 01 | T | 4.01 | | 6 | |
| | XT1BYPASS = 0, XTS = 1, XT1HFFREQ = 10 | T | 6.01 | | 16 | |
| | XT1BYPASS = 0, XTS = 1, XT1HFFREQ = 11 | T | 16.01 | | 24 | |
| $f_{\text{HFXT,SW}}$ HFXT oscillator logic-level square-wave input frequency, bypass mode | XT1BYPASS = 1, XTS = 1 ^{(2) (3)} | T | 1 | | 24 | MHz |
| DC_{HFXT} HFXT oscillator duty cycle. | Measured at ACLK, $f_{\text{HFXT,HF}} = 4 \text{ MHz}$ ⁽⁴⁾ | T | 40% | | 60% | |
| $\text{DC}_{\text{HFXT,SW}}$ HFXT oscillator logic-level square-wave input duty cycle | XT1BYPASS = 1 | T | 40% | | 60% | |
| OA_{HFXT} Oscillation allowance for HFXT crystals ⁽⁵⁾ | XT1BYPASS = 0, XT1HFSEL = 1 $f_{\text{HFXT,HF}} = 24 \text{ MHz}$, $C_{\text{L,eff}} = 18 \text{ pF}$ | T | | 3.1 | | Ω |
| $t_{\text{START,HFXT}}$ Start-up time ⁽⁶⁾ | $f_{\text{OSC}} = 4 \text{ MHz}$, XTS = 1 ⁽⁴⁾ XT1BYPASS = 0, XT1HFFREQ = 00, XT1DRIVE = 3, $T_A = 25^\circ\text{C}$, $C_{\text{L,eff}} = 18 \text{ pF}$ | T | | 1.6 | | ms |
| | $f_{\text{OSC}} = 24 \text{ MHz}$, XTS = 1 ⁽⁴⁾ XT1BYPASS = 0, XT1HFFREQ = 00, XT1DRIVE = 3, $T_A = 25^\circ\text{C}$, $C_{\text{L,eff}} = 18 \text{ pF}$ | T | | 1.1 | | |
| $C_{\text{L,eff}}$ Integrated effective load capacitance ^{(7) (8)} | | T | | 1 | | pF |
| $f_{\text{Fault,HFXT}}$ Oscillator fault frequency ^{(9) (10)} | | T | 0 | | 800 | kHz |

- (1) To improve EMI on the HFXT oscillator, observe the following guidelines.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by $\text{DC}_{\text{HFXT,SW}}$.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) The 4-MHz crystal used for lab characterization is the Abracon HC49/U AB-4.000MHZ-B2. The 16-MHz crystal used for lab characterization is the Abracon HC49/U AB-16.000MHZ-B2.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (6) Includes startup counter of 4096 clock cycles.
- (7) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the oscillator frequency through MCLK or SMCLK. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (8) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. Recommended values supported are 14 pF, 16 pF, and 18 pF. The maximum shunt capacitance is 7 pF.
- (9) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag. A static condition or stuck at fault condition sets the flag.
- (10) Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-5 lists the frequency characteristics of the DCO FLL.

Table 5-5. DCO FLL, Frequency

Over recommended operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|--|--------------|-----------------|-------|--------|------|------|
| f _{DCO, FLL} FLL lock frequency, 24 MHz, 25°C | Measured at MCLK, internal trimmed REFO as reference | T | 3.0 V | –1.0% | | 1.0% | |
| f _{DCO, FLL} FLL lock frequency, 24 MHz | Measured at MCLK, internal trimmed REFO as reference | T | 3.0 V | –2.0% | | 2.0% | |
| f _{DCO, FLL} FLL lock frequency, 24 MHz | Measured at MCLK, XT1 crystal as reference | T | 3.0 V | –0.5% | | 0.5% | |
| f _{DUTY} Duty cycle | Measured at MCLK, XT1 crystal as reference | T | 3.0 V | 40% | 50% | 60% | |
| Jitter _{cc} Cycle-to-cycle jitter, 24 MHz | Measured at MCLK, XT1 crystal as reference | T | 3.0 V | | 0.50% | | |
| Jitter _{long} Long-term Jitter, 24 MHz | Measured at MCLK, XT1 crystal as reference | T | 3.0 V | | 0.022% | | |
| t _{FLL, lock} FLL lock time | Measured at MCLK, XT1 crystal as reference | T | 3.0 V | | 200 | | ms |

Table 5-6 lists the frequency characteristics of the DCO.

Table 5-6. DCO Frequency

Over recommended operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|---|--------------|-----------------|-----|------|-----|------|
| f _{DCO, 24MHz} DCO frequency 24 MHz | DCORSEL = 111b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 12.6 | | MHz |
| | DCORSEL = 111b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 20.5 | | |
| | DCORSEL = 111b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 29.9 | | |
| | DCORSEL = 111b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 48.2 | | |
| f _{DCO, 20MHz} DCO frequency 20 MHz | DCORSEL = 110b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 10.5 | | MHz |
| | DCORSEL = 110b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 17.2 | | |
| | DCORSEL = 110b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 25.1 | | |
| | DCORSEL = 110b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 40.4 | | |
| f _{DCO, 16MHz} DCO frequency 16 MHz | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 8.3 | | MHz |
| | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 13.6 | | |
| | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 19.9 | | |
| | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 32.2 | | |

Table 5-6. DCO Frequency (continued)

Over recommended operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|---|--------------|-----------------|-----|------|-----|------|
| f _{DCO, 12MHz} DCO frequency 12 MHz | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 6.2 | | MHz |
| | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 10.2 | | |
| | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 15 | | |
| | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 24.3 | | |
| f _{DCO, 8MHz} DCO frequency 8 MHz | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 4.2 | | MHz |
| | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 6.9 | | |
| | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 10 | | |
| | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 16.4 | | |
| f _{DCO, 4MHz} DCO frequency 4 MHz | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 2 | | MHz |
| | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 3.4 | | |
| | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 5 | | |
| | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 8.2 | | |
| f _{DCO, 2MHz} DCO frequency 2 MHz | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 1 | | MHz |
| | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 1.7 | | |
| | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 2.5 | | |
| | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 4.2 | | |
| f _{DCO, 1MHz} DCO frequency 1 MHz | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0 | T | 3.0 V | | 0.5 | | MHz |
| | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 | T | 3.0 V | | 0.85 | | |
| | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0 | T | 3.0 V | | 1.2 | | |
| | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 | T | 3.0 V | | 2.1 | | |




Figure 5-6. Typical DCO Frequency

Table 5-7 lists the characteristics of the REFO.

Table 5-7. REFO

over recommended operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--------------------------------------|-------------------------------------|--|--------------|-----------------|-------|-------|-----|------|
| I _{REFO} | REFO oscillator current consumption | T _A = 25°C, HP mode (REFLP = 0) | T | 3.0 V | 15 | | | μA |
| | REFO oscillator current consumption | T _A = 25°C, LP mode (REFLP = 1) | T | 3.0 V | 1 | | | |
| f _{REFO} | REFO calibrated frequency | Measured at MCLK | T | 3.0 V | 32768 | | | Hz |
| | REFO absolute calibrated tolerance | −40°C to 105°C | T | 1.8 V to 3.6 V | −3.5% | +3.5% | | |
| df _{REFO} /dT | REFO frequency temperature drift | Measured at MCLK ⁽¹⁾ | T | 3.0 V | 0.01 | | | %/°C |
| df _{REFO} /dV _{CC} | REFO frequency supply voltage drift | Measured at MCLK at 25°C ⁽²⁾ | T | 1.8 V to 3.6 V | 1 | | | %/V |
| f _{DC} | REFO duty cycle | Measured at MCLK | T | 1.8 V to 3.6 V | 40% | 50% | 60% | |
| t _{START} | REFO start-up time | 40% to 60% duty cycle, HP mode (REFLP = 0) | T | 3.0 V | 72 | | | μs |
| | | 40% to 60% duty cycle, LP mode (REFLP = 1) | T | 3.0 V | 75 | | | |

(1) Calculated using the box method: (MAX(–40°C to 105°C) – MIN(–40°C to 105°C)) / MIN(–40°C to 105°C) / (105°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

Table 5-8 lists the characteristics of the VLO.

Table 5-8. Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|-------------------------------------|------------------------------------|---------------------------------|--------------|-----------------|-----|-----|-----|------|
| f _{VLO} | VLO frequency | Measured at MCLK | T | 3.0 V | 10 | | | kHz |
| df _{VLO} /dT | VLO frequency temperature drift | Measured at MCLK ⁽¹⁾ | T | 3.0 V | 0.5 | | | %/°C |
| df _{VLO} /dV _{CC} | VLO frequency supply voltage drift | Measured at MCLK ⁽²⁾ | T | 1.8 V to 3.6 V | 4 | | | %/V |
| f _{VLO,DC} | Duty cycle | Measured at MCLK | T | 3.0 V | 50% | | | |

(1) Calculated using the box method: (MAX(–40°C to 105°C) – MIN(–40°C to 105°C)) / MIN(–40°C to 105°C) / (105°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

NOTE

The VLO clock frequency is reduced by 15% (typical) when the device switches from active mode to LPM3 or LPM4, because the reference changes. This lower frequency is not a violation of the VLO specifications (see Table 5-8).

Table 5-9 lists the characteristics of the MODOSC.

Table 5-9. Module Oscillator (MODOSC)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|---|--------------|-----------------|-----|-------|-----|------|
| f _{MODOSC} MODOSC frequency | T | 3.0 V | 3.0 | 3.8 | 4.6 | MHz |
| f _{MODOSC} /dT MODOSC frequency temperature drift ⁽¹⁾ | T | 3.0 V | | 0.102 | | %/°C |
| f _{MODOSC} /dV _{CC} MODOSC frequency supply voltage drift | T | 1.8 V to 3.6 V | | 1.17 | | %/V |
| f _{MODOSC,DC} Duty cycle | T | 3.0 V | 40% | 50% | 60% | |

(1) Calculated using the box method: (MAX(–40°C to 105°C) – MIN(–40°C to 105°C)) / MIN(–40°C to 105°C) / (105°C – (–40°C))

5.12.4 Internal Shared Reference

Table 5-10 lists the characteristics of the internal shared reference.

Table 5-10. Internal Shared Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|---|---|--------------|-----------------|-----|------|-------|-------|
| V _{SENSOR} Temperature sensor voltage | T _J = 30°C | T | 2.0 V, 3.0 V | | 788 | | mV |
| T _{CSENSOR} Temperature sensor coefficient | T _J = 30°C | T | | | 2.32 | | mV/°C |
| V _{eCOMP, LP} Low-power threshold for eCOMP | T _J = 30°C | T | 2.0 V, 3.0 V | | 1.20 | | V |
| V _{REF+, Output} Positive output reference at VREF+ pin | T _J = 30°C | T | 2.0 V, 3.0 V | | 1.20 | | V |
| The following parameters are for the 1.5-V, 2.0-V, and 2.5-V internal reference only and cannot be output to the VREF+ pin. | | | | | | | |
| V _{REF+, built-in} Positive built-in reference voltage as internal reference | REFVSEL = {2} for 2.5 V, INTREFEN = 1 | T | 3.0 V | | 2.5 | ±1.5% | V |
| | REFVSEL = {1} for 2.0 V, INTREFEN = 1 | T | 2.5 V | | 2.0 | ±1.5% | |
| | REFVSEL = {0} for 1.5 V, INTREFEN = 1 | T | 1.8 V | | 1.5 | ±1.8% | |
| Noise RMS noise at VREF ⁽¹⁾ | From 0.1 Hz to 10 Hz, REFVSEL = {0} | T | | | 30 | 130 | μV |
| V _{OS_BUF_INT} VREF ADC BUF_INT buffer offset ⁽²⁾ | T _A = 25 °C, ADC ON, REFVSEL = {0}, INTREFEN = 1, EXTREFEN=0 | T | | –16 | | +16 | mV |
| V _{OS_BUF_EXT} VREF ADC BUF_EXT buffer offset ⁽³⁾ | T _A = 25 °C, REFVSEL = {0}, EXTREFEN = 1, INTREFEN = 1 or ADC ON | T | | –16 | | +16 | mV |
| DV _{CC(min)} DVCC minimum voltage, Positive built-in reference active | REFVSEL = {0} for 1.5 V | T | | 1.8 | | | V |
| | REFVSEL = {1} for 2.0 V | T | | 2.2 | | | |
| | REFVSEL = {2} for 2.5 V | T | | 2.7 | | | |
| I _{REF+} Operating supply current into DVCC terminal ⁽⁴⁾ | INTREFEN = 1 | T | 3 V | | 19 | 26 | μA |
| I _{REF+_ADC_BUF} Operating supply current into DVCC terminal ⁽⁴⁾ | ADC ON, EXTREFEN = 0, REFVSEL = {0, 1, 2} | T | 3 V | | 247 | 400 | μA |

(1) Internal reference noise affects ADC performance when ADC uses internal reference.

(2) Buffer offset affects ADC gain error and thus total unadjusted error.

(3) Buffer offset affects ADC gain error and thus total unadjusted error.

(4) The internal reference current is supplied through the DVCC terminal.

Table 5-10. Internal Shared Reference (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|---|---|--------------|-----------------|-------|-----|------|-------|
| I _{O(VREF+)} | VREF maximum load current, VREF+ terminal REFVSEL = {0, 1, 2}, DV _{CC} = DV _{CC(min)} for each reference level, INTREFEN = EXTREFEN = 1 | T | 3 V | –1000 | | +10 | μA |
| ΔV _{out} / ΔI _{O(VREF+)} | Load-current regulation, VREF+ terminal REFVSEL = {0, 1, 2}, I _{O(VREF+)} = +10 μA or –1000 μA, DV _{CC} = DV _{CC(min)} for each reference level, INTREFEN = EXTREFEN = 1 | T | 3 V | | | 1500 | μV/mA |
| C _{VREF+/-} | Capacitance at VREF+ and VREF- terminals INTREFEN = EXTREFEN = 1 | T | 3 V | 0 | | 100 | pF |
| TC _{REF+} | Temperature coefficient of built-in reference REFVSEL = {0, 1, 2}, INTREFEN = EXTREFEN = 1, T _A = –40°C to 105°C ⁽⁵⁾ | T | 3 V | | 24 | 50 | ppm/K |
| PSRR_DC | Power supply rejection ratio (DC) DV _{CC} = DV _{CC(min)} to DV _{CC(max)} , T _A = 25°C, REFVSEL = {0, 1, 2}, INTREFEN = EXTREFEN = 1 | T | 3 V | | 100 | 400 | μV/V |
| PSRR_AC | Power supply rejection ratio (ac) dDV _{CC} = 0.1 V at 1 kHz | T | 3 V | | 3.0 | | mV/V |
| t _{SETTLE} | Settling time of reference voltage ⁽⁶⁾ DV _{CC} = DV _{CC(min)} to DV _{CC(max)} , REFVSEL = {0, 1, 2}, INTREFEN = 0 → 1 | T | 3 V | | 75 | 100 | μs |

(5) Calculated using the box method: (MAX(–40°C to 105°C) – MIN(–40°C to 105°C)) / MIN(–40°C to 105°C) / (105°C – (–40°C))

(6) The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB.

5.12.5 General-Purpose I/Os

Table 5-11 lists the characteristics of the digital inputs.

Table 5-11. Digital Inputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|---|--|--------------|-----------------|------|-----|------|------|
| V _{IT+} Positive-going input threshold voltage | | T | 2.0 V | 0.90 | | 1.50 | V |
| | | T | 3.0 V | 1.35 | | 2.25 | |
| V _{IT-} Negative-going input threshold voltage | | T | 2.0 V | 0.50 | | 1.10 | V |
| | | T | 3.0 V | 0.75 | | 1.65 | |
| V _{hys} Input voltage hysteresis (V _{IT+} – V _{IT-}) | | T | 2.0 V | 0.3 | | 0.8 | V |
| | | T | 3.0 V | 0.4 | | 1.2 | |
| R _{Pull} Pullup or pulldown resistor | For pullup: V _{IN} = V _{SS} , For pulldown: V _{IN} = V _{CC} | T | | 20 | 35 | 50 | kΩ |
| C _{I,dig} Input capacitance, digital only port pins | V _{IN} = V _{SS} or V _{CC} | T | | | 3 | | pF |
| C _{I,ana} Input capacitance, port pins with shared analog functions | V _{IN} = V _{SS} or V _{CC} | T | | | 5 | | pF |
| I _{lkg(Px.y)} High-impedance leakage current ⁽¹⁾⁽²⁾ | | T | 2.0 V, 3.0 V | –30 | | +30 | nA |
| t _(int) External interrupt timing (external trigger pulse duration to set interrupt flag) ⁽³⁾ | Ports with interrupt capability (see block diagram and terminal function descriptions) | T | 2.0 V, 3.0 V | 50 | | | ns |

(1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

(3) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_(int) is met. It can be set by trigger signals shorter than t_(int).

Table 5-12 lists the characteristics of the digital outputs.

Table 5-12. Digital Outputs


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|---|--|--------------|-----------------|-----|-----|------|------|
| V _{OH} High-level output voltage | I _(OHmax) = –3 mA ⁽¹⁾ | T | 2.0 V | 1.4 | | 2.0 | V |
| | I _(OHmax) = –5 mA ⁽¹⁾ | T | 3.0 V | 2.4 | | 3.0 | |
| V _{OL} Low-level output voltage | I _(OLmax) = 3 mA ⁽¹⁾ | T | 2.0 V | 0.0 | | 0.60 | V |
| | I _(OLmax) = 5 mA ⁽¹⁾ | T | 3.0 V | 0.0 | | 0.60 | |
| f _{Port_CLK} Clock output frequency | Applicable to all IO ports, C _L = 20 pF ⁽²⁾ | T | 2.0 V | 16 | | | MHz |
| | | T | 3.0 V | 16 | | | |
| | IOs multiplexed with MCLK and SMCLK, C _L = 10 pF ⁽²⁾ | T | 2.0 V | 24 | | | |
| | | T | 3.0 V | 24 | | | |
| t _{rise,dig} Port output rise time, digital only port pins | C _L = 20 pF | T | 2.0 V | | 10 | | ns |
| | | T | 3.0 V | | 7 | | |
| t _{fall,dig} Port output fall time, digital only port pins | C _L = 20 pF | T | 2.0 V | | 10 | | ns |
| | | T | 3.0 V | | 5 | | |

(1) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.


(2) The port can output frequencies at least up to the specified limit and might support higher frequencies.

5.12.6 Digital I/O Typical Characteristics




DVCC = 3 V

**Figure 5-7. Typical Low-Level Output Current
vs
Low-Level Output Voltage**




DVCC = 2 V

**Figure 5-8. Typical Low-Level Output Current
vs
Low-Level Output Voltage**



DVCC = 3 V

**Figure 5-9. Typical High-Level Output Current
vs
High-Level Output Voltage**



DVCC = 2 V

**Figure 5-10. Typical High-Level Output Current
vs
High-Level Output Voltage**

5.12.7 Timer_B

Table 5-13 lists the frequency characteristics of Timer_B.

Table 5-13. Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|---|---|--------------|-----------------|-----|-----|-----|------|
| f _{TB} Timer_B input clock frequency | Internal: SMCLK or ACLK, External: TBCLK, Duty cycle = 50% ±10% | T | 2.0 V, 3.0 V | | | 24 | MHz |
| t _{TB,cap} Timer_B capture timing | All capture inputs, minimum pulse duration required for capture | T | 2.0 V, 3.0 V | 20 | | | ns |

5.12.8 eUSCI

Table 5-14 lists the supported frequencies of the eUSCI in UART mode.

Table 5-14. eUSCI (UART Mode) Clock Frequencies

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|---|--|--------------|-----------------|-----|-----|-----|------|
| f _{eUSCI} eUSCI input clock frequency | Internal: SMCLK or MODCLK, External: UCLK, Duty cycle = 50% ±10% | T | 2.0 V, 3.0 V | | | 24 | MHz |
| f _{BITCLK} BITCLK clock frequency (equals baud rate in Mbaud) | | T | 2.0 V, 3.0 V | | | 5 | MHz |

Table 5-15 lists the switching characteristics of the eUSCI in UART mode.

Table 5-15. eUSCI (UART Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|-----------------|--------------|-----------------|-----|-----|-----|------|
| t _t UART receive deglitch time ⁽¹⁾ | UCGLITx = 0 | T | 2.0 V, 3.0 V | | 12 | | ns |
| | UCGLITx = 1 | | | | 40 | | |
| | UCGLITx = 2 | | | | 68 | | |
| | UCGLITx = 3 | | | | 110 | | |

(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To make sure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

Table 5-16 lists the supported frequencies of the eUSCI in SPI master mode.

Table 5-16. eUSCI (SPI Master Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|---|--------------|-----------------|-----|-----|-----|------|
| f _{eUSCI} eUSCI input clock frequency | Internal: SMCLK, Duty cycle = 50% ±10% | T | | | | 8 | MHz |

Table 5-17 lists the switching characteristics of the eUSCI in SPI master mode.

Table 5-17. eUSCI (SPI Master Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|--|--------------|-----------------|------|-----|-----|---------------|
| t _{STE,LEAD} STE lead time, STE active to clock | UCSTEM = 1, UCMODEx = 01 or 10 | T | | 1 | | | UCxCLK cycles |
| t _{STE,LAG} STE lag time, Last clock to STE inactive | UCSTEM = 1, UCMODEx = 01 or 10 | T | | 1 | | | UCxCLK cycles |
| t _{SU,MI} SOMI input data setup time | | T | 2.0 V | 60 | | | ns |
| | | | 3.0 V | 42 | | | |
| t _{HD,MI} SOMI input data hold time | | T | 2.0 V | 0 | | | ns |
| | | | 3.0 V | 0 | | | |
| t _{VALID,MO} SIMO output data valid time ⁽²⁾ | UCLK edge to SIMO valid, C _L = 20 pF | T | 2.0 V | | | 20 | ns |
| | | | 3.0 V | | | 20 | |
| t _{HD,MO} SIMO output data hold time ⁽³⁾ | C _L = 20 pF | T | 2.0 V | –9.0 | | | ns |
| | | | 3.0 V | –6.0 | | | |

(1) $f_{UCxCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} = \max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)})$

For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, see the SPI parameters of the attached slave.

(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-11 and Figure 5-12.

(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-11 and Figure 5-12.




Figure 5-11. SPI Master Mode, CKPH = 0




Figure 5-12. SPI Master Mode, CKPH = 1

Table 5-18 lists the switching characteristics of the eUSCI in SPI slave mode.

Table 5-18. eUSCI (SPI Slave Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|---|--------------|-----------------|-----|-----|-----|------|
| t _{STE,LEAD} STE lead time, STE active to clock | | T | 2.0 V | 55 | | | ns |
| | | | 3.0 V | 45 | | | |
| t _{STE,LAG} STE lag time, last clock to STE inactive | | T | 2.0 V | 20 | | | ns |
| | | | 3.0 V | 20 | | | |
| t _{STE,ACC} STE access time, STE active to SOMI data out | | T | 2.0 V | | | 65 | ns |
| | | | 3.0 V | | | 40 | |
| t _{STE,DIS} STE disable time, STE inactive to SOMI high impedance | | T | 2.0 V | | | 40 | ns |
| | | | 3.0 V | | | 35 | |
| t _{SU,SI} SIMO input data setup time | | T | 2.0 V | 10 | | | ns |
| | | | 3.0 V | 6 | | | |
| t _{HD,SI} SIMO input data hold time | | T | 2.0 V | 12 | | | ns |
| | | | 3.0 V | 12 | | | |
| t _{VALID,SO} SOMI output data valid time ⁽²⁾ | UCLK edge to SOMI valid, C _L = 20 pF | T | 2.0 V | | | 69 | ns |
| | | | 3.0 V | | | 42 | |
| t _{HD,SO} SOMI output data hold time ⁽³⁾ | C _L = 20 pF | T | 2.0 V | 5 | | | ns |
| | | | 3.0 V | 5 | | | |

(1) $f_{\text{UCXCLK}} = 1/2t_{\text{LO/HI}}$ with $t_{\text{LO/HI}} \geq \max(t_{\text{VALID,MO(Master)}} + t_{\text{SU,SI(eUSCI)}}, t_{\text{SU,MI(Master)}} + t_{\text{VALID,SO(eUSCI)}})$

For the master parameters $t_{\text{SU,MI(Master)}}$ and $t_{\text{VALID,MO(Master)}}$, see the SPI parameters of the attached master.

(2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-13 and Figure 5-14.

(3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-13 and Figure 5-14.




Figure 5-13. SPI Slave Mode, CKPH = 0




Figure 5-14. SPI Slave Mode, CKPH = 1

Table 5-19 lists the switching characteristics of the eUSCI in I²C mode.

Table 5-19. eUSCI (I²C Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 5-15](#))

| PARAMETER | | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|----------------------|---|---|--------------|-----------------|-------------------------|----------------|-------------------------|------|
| f _{eUSCI} | eUSCI input clock frequency | Internal: SMCLK or MODCLK, External: UCLK Duty cycle = 50% ±10% | T | 2.0 V, 3.0 V | | | 24 | MHz |
| f _{SCL} | SCL clock frequency | | T | 2.0 V, 3.0 V | 0 | | 400 | kHz |
| t _{HD,STA} | Hold time (repeated) START | f _{SCL} = 100 kHz f _{SCL} > 100 kHz | T | 2.0 V, 3.0 V | 4.0 0.6 | | | μs |
| t _{SU,STA} | Setup time for a repeated START | f _{SCL} = 100 kHz f _{SCL} > 100 kHz | T | 2.0 V, 3.0 V | 4.7 0.6 | | | μs |
| t _{HD,DAT} | Data hold time | | T | 2.0 V, 3.0 V | 0 | | | ns |
| t _{SU,DAT} | Data setup time | | T | 2.0 V, 3.0 V | 250 | | | ns |
| t _{SU,STO} | Setup time for STOP | f _{SCL} = 100 kHz f _{SCL} > 100 kHz | T | 2.0 V, 3.0 V | 4.0 0.6 | | | μs |
| t _{SP} | Pulse duration of spikes suppressed by input filter | UCGLITx = 0 UCGLITx = 1 UCGLITx = 2 UCGLITx = 3 | T | 2.0 V, 3.0 V | 50 25 12.5 6.3 | | 600 300 150 75 | ns |
| t _{TIMEOUT} | Clock low time-out | UCCLTOx = 1 UCCLTOx = 2 UCCLTOx = 3 | T | 2.0 V, 3.0 V | | 36 40 44 | | ms |




Figure 5-15. I²C Mode Timing

5.12.9 ADC

Table 5-20 lists the input characteristics of the ADC.

Table 5-20. ADC, Power Supply and Input Range Conditions

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|--|--------------|-----------------|-----|-----|------------------|------|
| DV _{CC} ADC supply voltage ⁽¹⁾ | | T | | 2.0 | | 3.6 | V |
| V _(Ax) Analog input voltage range | All ADC pins | T | | 0 | | DV _{CC} | V |
| I _{ADC} Operating supply current into DV _{CC} terminal, reference current not included, repeat-single-channel mode | f _{ADCCLK} = 5 MHz, ADCON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADCDIV = 0, ADCCONSEQ _x = 10b | T | 2.0 V | | 185 | | μA |
| | | | 3.0 V | | 280 | | |
| C _I Input capacitance | Only one terminal Ax can be selected at one time from the pad to the ADC capacitor array, including wiring and pad | T | 2.2 V | | 4.5 | 5.5 | pF |
| R _I Input MUX ON resistance | DV _{CC} = 2 V, 0 V ≤ V _{Ax} ≤ DV _{CC} | T | | | | 2 | kΩ |

(1) This specifies the ADC functional range with 8-bit resolution at 8-bit ENOB. Table 5-22 specifies 10- and 12-bit linearity parameters for better ENOB requirements.

Table 5-21 lists the timing parameters of the ADC.

Table 5-21. ADC, Timing Parameters

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--|---|--------------|-----------------|------|-----|-----|------|
| f _{ADCCLK} ADC clock frequency | ADC clock, 10-bit mode | T | 2.4 V to 3.6 V | | | 6.0 | MHz |
| | ADC clock, 12-bit mode | | | | | 4.4 | |
| t _{Settling} Turn-on settling time of the ADC | The error in a conversion started after t _{ADCON} is less than ±0.5 LSB, Reference and input signal already settled | T | | | | 100 | ns |
| t _{Sample} Sampling time ⁽¹⁾ | R _S = 1000 Ω, R _I = 4000 Ω, C _I = 5.5 pF, C _{external} = 8.0 pF, Approximately 7.62 Tau (t) are required for an error of less than ±0.5 LSB, 10-bit mode ⁽²⁾ | T | 2.4 V to 3.6 V | 0.52 | | | μs |
| | R _S = 1000 Ω, R _I = 4000 Ω, C _I = 5.5 pF, C _{external} = 8.0 pF, Approximately 9.01 Tau (t) are required for an error of less than ±0.5 LSB, 12-bit mode ⁽²⁾ | T | 2.4 V to 3.6 V | 0.61 | | | |

(1) This excludes the ADC conversion time. The ADC conversion time is specified as (N + 2) × 1/f_{ADCCLK}.

(2) t_{Sample} = ln(2ⁿ⁺¹) × τ, where n = ADC resolution, τ = (R_I + R_S) × C_I

Table 5-22 lists the linearity parameters of the ADC.

Table 5-22. ADC, Linearity Parameters

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|----------------|--|--------------------------------|--------------|-----------------|------|-----|-----|------|
| E _I | Integral linearity error(12-bit mode) | V _{ref+} reference | T | 2.4 V to 3.6 V | –2.5 | | 2.5 | LSB |
| | Integral linearity error (10-bit mode) | V _{ref+} reference | | | –2 | | 2 | |
| E _D | Differential linearity error(12-bit mode) | V _{ref+} reference | T | 2.4 V to 3.6 V | –1 | | 1 | LSB |
| | Differential linearity error (10-bit mode) | V _{ref+} reference | | | –1 | | 1 | |
| E _O | Offset error(12-bit mode) | V _{ref+} reference | T | 2.4 V to 3.6 V | –1.5 | | 1.5 | mV |
| | Offset error (10-bit mode) | V _{ref+} reference | | | –6.0 | | 6.0 | |
| E _G | Gain error (12-bit mode) | V _{ref+} as reference | T | 2.4 V to 3.6 V | –3.0 | | 3.0 | LSB |
| | Gain error (10-bit mode) | V _{ref+} as reference | | | –1.5 | | 1.5 | |
| E _T | Total unadjusted error (12-bit mode) | V _{ref+} as reference | T | 2.4 V to 3.6 V | –4.0 | | 4.0 | LSB |
| | Total unadjusted error (10-bit mode) | V _{ref+} as reference | | | –2.0 | | 2.0 | |

5.12.10 Enhanced Comparator (eCOMP)

Table 5-23 lists the characteristics of eCOMP0.

Table 5-23. eCOMP0

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|-------------------|--|---|--------------|------|-----|----------|------------|
| V_{CC} | Supply voltage | | T | 2.0 | | 3.6 | V |
| V_{IC} | Common mode input range | | T | 0 | | V_{CC} | V |
| V_{HYS} | DC input hysteresis | CPEN = 1, CPHSEL = 00 | T | | 0 | | mV |
| | | CPEN = 1, CPHSEL = 01 | | | 10 | | |
| | | CPEN = 1, CPHSEL = 10 | | | 20 | | |
| | | CPEN = 1, CPHSEL = 11 | | | 30 | | |
| V_{OFFSET} | Input offset voltage | CPEN = 1, CPMSEL = 0 | T | –30 | | +30 | mV |
| | | CPEN = 1, CPMSEL = 1 | | –40 | | +40 | |
| I_{COMP} | Quiescent current draw from V_{CC} , only Comparator | $V_{IC} = V_{CC}/2$, CPEN = 1, CPMSEL = 0 | T | | 24 | 35 | μ A |
| | | $V_{IC} = V_{CC}/2$, CPEN = 1, CPMSEL = 1 | | | 1.6 | 5 | |
| C_{IN} | Input channel capacitance ⁽¹⁾ | | T | | 1 | | pF |
| R_{IN} | Input channel series resistance | On (switch closed) | T | | 10 | 20 | k Ω |
| | | Off (switch open) | | 50 | | | |
| t_{PD} | Propagation delay, response time | CPMSEL = 0, CPFLT = 0, Overdrive = 20 mV | T | | | 1 | μ s |
| | | CPMSEL = 1, CPFLT = 0, Overdrive = 20 mV | | | 3.2 | | |
| t_{EN_CP} | Comparator enable time | CPEN = 0→1, CPMSEL = 0, V+ and V- from pads, Overdrive = 20 mV | T | | 8.5 | | μ s |
| | | CPEN = 0→1, CPMSEL = 1, V+ and V- from pads, Overdrive = 20 mV | | | 1.4 | | |
| $t_{EN_CP_DAC}$ | Comparator with reference DAC enable time | CPEN = 0→1, CPDACEN = 0→1, CPMSEL = 0, CPDACREFS = 1, CPDACBUF1 = 0F, Overdrive = 20 mV | T | | 8.5 | | μ s |
| | | CPEN = 0→1, CPDACEN = 0→1, CPMSEL = 1, CPDACREFS = 1, CPDACBUF1 = 0F, Overdrive = 20 mV | | | 101 | | |
| t_{FDLY} | Propagation delay with analog filter active | CPMSEL = 0, CPFLTDY = 00, Overdrive = 20 mV, CPFLT = 1 | T | | 0.7 | | μ s |
| | | CPMSEL = 0, CPFLTDY = 01, Overdrive = 20 mV, CPFLT = 1 | | | 1.1 | | |
| | | CPMSEL = 0, CPFLTDY = 10, Overdrive = 20 mV, CPFLT = 1 | | | 1.9 | | |
| | | CPMSEL = 0, CPFLTDY = 11, Overdrive = 20 mV, CPFLT = 1 | | | 3.4 | | |
| INL | Integral nonlinearity | | T | –0.5 | | 0.5 | LSB |
| DNL | Differential nonlinearity | | T | –0.5 | | 0.5 | LSB |

(1) For details on the eCOMP C_{IN} model, see Figure 5-16.

Table 5-24 lists the characteristics of eCOMP1.

Table 5-24. eCOMP1

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|------------------------|---|--------------|------|------|-----------------|------|
| V _{CC} | Supply voltage | T | 2.0 | | 3.6 | V |
| V _{IC} | Common mode input range | T | 0 | | V _{CC} | V |
| V _{HYS} | DC input hysteresis | T | | 0 | | mV |
| | | | | 10 | | |
| | | | | 20 | | |
| | | | | 30 | | |
| V _{OFFSET} | Input offset voltage | T | –30 | | +30 | mV |
| | | | –40 | | +40 | |
| I _{COMP} | Quiescent current draw from V _{CC} , only Comparator | T | | 162 | 209 | μA |
| | | | | 20 | 30 | |
| C _{IN} | Input channel capacitance ⁽¹⁾ | T | | 1 | | pF |
| R _{IN} | Input channel series resistance | T | | 1 | 5 | kΩ |
| | | | 50 | | | |
| t _{PD} | Propagation delay, response time | T | | | 0.1 | μs |
| | | | | 0.32 | | |
| t _{EN_CP} | Comparator enable time | T | | 8.5 | | μs |
| | | | | 4.8 | | |
| t _{EN_CP_DAC} | Comparator with reference DAC enable time | T | | 8.5 | | μs |
| | | | | 101 | | |
| t _{FDLY} | Propagation delay with analog filter active | T | | 150 | | ns |
| | | | | 350 | | |
| | | | | 1000 | | |
| | | | | 1900 | | |
| INL | Integral nonlinearity | T | –0.5 | | 0.5 | LSB |
| DNL | Differential nonlinearity | T | –0.5 | | 0.5 | LSB |

(1) For details on the eCOMP C_{IN} model, see [Figure 5-16](#).




Figure 5-16. eCOMP Input Circuit

5.12.11 Smart Analog Combo (SAC) (MSP430FR235x Devices Only)

Table 5-25 lists the characteristics of the SAC OA.

Table 5-25. SAC, OA

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|--------------|--|---|--------------|------|-----|----------------|-------------------|
| V_{CC} | Supply voltage | | T | 2.0 | | 3.6 | V |
| V_{OS} | Input offset voltage | | T | –5 | | 5 | mV |
| dV_{OS}/dT | Offset drift | OAPM = 0 ⁽¹⁾ | T | | 3 | | $\mu V/^{\circ}C$ |
| | | OAPM = 1 ⁽¹⁾ | | | 5 | | |
| I_B | Input bias current | | T | | 50 | | pA |
| V_{CM} | Input voltage range | | T | –0.1 | | $V_{CC} + 0.1$ | V |
| I_{IDD} | Quiescent current | OAPM = 0 | T | | 350 | | μA |
| | | OAPM = 1 | | | 120 | | |
| E_{NI} | Input noise voltage | f = 0.1 Hz to 10 Hz, $V_{in} = V_{CC}/2$, OAPM = 0 | T | | 40 | | μV |
| | Input noise voltage density | f = 1 kHz, $V_{in} = V_{CC}/2$, OAPM = 0 | | | 64 | | nV/\sqrt{Hz} |
| | | f = 10 kHz, $V_{in} = V_{CC}/2$, OAPM = 0 | | | 28 | | |
| CMRR | Common-mode rejection ratio | OAPM = 0 | T | | 70 | | dB |
| | | OAPM = 1 | | | 80 | | |
| PSRR | Power supply rejection ratio | OAPM = 0 | T | | 70 | | dB |
| | | OAPM = 1 | | | 80 | | |
| GBW | Gain-bandwidth | OAPM = 0 | T | | 2.8 | | MHz |
| | | OAPM = 1 | | | 1.0 | | |
| A_{OL} | Open-loop voltage gain | OAPM = 0 | T | | 100 | | dB |
| | | OAPM = 1 | | | 100 | | |
| ϕ_M | Phase margin | $C_L = 50$ pF, $R_L = 2$ k Ω | T | | 65 | | deg |
| | Positive slew rate | $C_L = 50$ pF, OAPM = 0, step = 1 | T | | 3 | | V/ μs |
| | | $C_L = 50$ pF, OAPM = 1, step = 1 | | | 1 | | |
| C_{in} | Input capacitance | Common mode | T | | 3 | | pF |
| V_O | Voltage output swing from supply rails | $R_L = 10$ k Ω | T | | 40 | 100 | mV |
| t_{ST} | OA settling time | To 0.1% final value, G = +1, 1-V setup $C_L = 50$ pF, OAPM = 0 | T | | 1 | | μs |
| | | To 0.1% final value, G = +1, 1-V setup $C_L = 50$ pF, OAPM = 1 | | | 4.5 | | |
| THD | Total harmonic distortion | All gains | T | | –60 | | dB |

(1) Calculated using the box method: (MAX(–40°C to 105°C) – MIN(–40°C to 105°C)) / MIN(–40°C to 105°C) / (105°C – (–40°C))

Table 5-25. SAC, OA (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|--|---|--------------|-------|-----|-------|------|
| $G_{\text{close loop}}$ PGA closed-loop gain | Gain = 1, inverting mode, follower mode | T | 0.99 | 1 | 1.01 | |
| | Gain = 2, noninverting mode | T | 1.98 | 2 | 2.02 | |
| | Gain = 2, inverting mode | T | 1.98 | 2 | 2.02 | |
| | Gain = 3, noninverting mode | T | 2.97 | 3 | 3.03 | |
| | Gain = 4, inverting mode | T | 3.96 | 4 | 4.04 | |
| | Gain = 5, noninverting mode | T | 4.95 | 5 | 5.05 | |
| | Gain = 8, inverting mode | T | 7.92 | 8 | 8.08 | |
| | Gain = 9, noninverting mode | T | 8.91 | 9 | 9.09 | |
| | Gain = 16, inverting mode | T | 15.84 | 16 | 16.16 | |
| | Gain = 17, noninverting mode | T | 16.83 | 17 | 17.17 | |
| | Gain = 25, inverting mode | T | 24.75 | 25 | 25.25 | |
| | Gain = 26, noninverting mode | T | 25.74 | 26 | 26.26 | |
| | Gain = 32, inverting mode | T | 31.68 | 32 | 32.32 | |
| | Gain = 33, noninverting mode | T | 32.67 | 33 | 33.33 | |

Table 5-26 lists the characteristics of the SAC DAC.

Table 5-26. SAC, DAC

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|---|--|--------------|------------|-----|-------|---------------|
| V_{CC} Supply voltage | | T | 2.4 | | 3.6 | V |
| I_{IDDR} Quiescent current of resistor ladder into V_{REF_INT} | | T | | 5 | | μA |
| I_{LOAD} OA + DAC output load current | Low-power mode | T | | 0.2 | | mA |
| | High-power mode | | | 1 | | |
| $t_{ST(FS)}$ OA + DAC settling time, full scale | DACDAT = 0x80h→0xF7Fh→0x80h | OAPM = 1 | | | 477 | μs |
| | | OAPM = 0 | | | 160 | |
| $t_{ST(C-C)}$ OA + DAC settling time, code to code | DACDAT = 0x3F8h→408h→0x3F8h or DACDAT = 0xBF8h→C08h→0xBF8h | OAPM = 1 | | 2 | 10 | μs |
| | | OAPM = 0 | | 2 | 5 | |
| INL OA + DAC integral nonlinearity | DACSREF = DVCC, DVCC = 3.0 V | T | –4 | | 4 | LSB |
| DNL OA + DAC differential nonlinearity | DACSREF = DVCC, DVCC = 3.0 V | T | –1 | | 1 | LSB |
| V_{OUT} Output voltage range | No load, DACSREF = DVCC, DACDAT = 0 | T | 0 | | 0.005 | V |
| | $R_{LOAD} = 3\text{ k}\Omega$, DACSREF = DVCC, DACDAT = 0 | | 0 | | 0.1 | |
| | $R_{LOAD} = 3\text{ k}\Omega$, DACSREF = DVCC, DACDAT = 0FFFh | | DVCC – 0.1 | | DVCC | |

5.12.12 FRAM

Table 5-27 lists the characteristics of the FRAM.

Table 5-27. FRAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | DEVICE GRADE | MIN | TYP | MAX | UNIT |
|--|-------------------------|--------------|--------------------------------------|--------------------------------------|--------------------------------------|--------|
| Read and write endurance | | T | 10 ¹⁵ | | | cycles |
| t _{Retention} Data retention duration | T _J = 25°C | T | 100 | | | years |
| | T _J = 70°C | T | 40 | | | |
| | T _J = 115°C | T | 10 | | | |
| I _{WRITE} Current to write into FRAM | | T | I _{READ} ⁽¹⁾ | I _{READ} ⁽¹⁾ | I _{READ} ⁽¹⁾ | nA |
| I _{ERASE} Erase current | | T | N/A ⁽²⁾ | N/A ⁽²⁾ | N/A ⁽²⁾ | nA |
| t _{WRITE} Write time | | T | t _{READ} ⁽³⁾ | t _{READ} ⁽³⁾ | t _{READ} ⁽³⁾ | ns |
| T _{READ} Read time | NWAITs _x = 0 | T | 1/f _{SYSTEM} ⁽⁴⁾ | 1/f _{SYSTEM} ⁽⁴⁾ | 1/f _{SYSTEM} ⁽⁴⁾ | ns |
| | NWAITs _x = 1 | T | 2/f _{SYSTEM} ⁽⁴⁾ | 2/f _{SYSTEM} ⁽⁴⁾ | 2/f _{SYSTEM} ⁽⁴⁾ | |
| | NWAITs _x = 2 | T | 3/f _{SYSTEM} ⁽⁴⁾ | 3/f _{SYSTEM} ⁽⁴⁾ | 3/f _{SYSTEM} ⁽⁴⁾ | |

(1) Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I_{READ} is included in the active mode current consumption I_{AM, FRAM} parameters.

(2) FRAM does not require a special erase sequence.

(3) Writing into FRAM is as fast as reading.

(4) The maximum read (and write) speed is specified by f_{SYSTEM} using the appropriate wait state settings (NWAITs_x).

5.12.13 Emulation and Debug

Table 5-28 lists the characteristics of the SBW interface.

Table 5-28. JTAG, Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-17)

| PARAMETER | | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|----------------------------|--|--------------|-----------------|-------|-----|-----|------|
| f _{SBW} | Spy-Bi-Wire input frequency | T | 2.0 V, 3.0 V | 0 | | 8 | MHz |
| t _{SBW,Low} | Spy-Bi-Wire low clock pulse duration | T | 2.0 V, 3.0 V | 0.028 | | 15 | μs |
| t _{SU,SBWTDIO} | SBWTDIO setup time (before falling edge of SBWTCK in TMS and TDI slot Spy-Bi-Wire) | T | 2.0 V, 3.0 V | 4 | | | ns |
| t _{HD,SBWTDIO} | SBWTDIO hold time (after rising edge of SBWTCK in TMS and TDI slot Spy-Bi-Wire) | T | 2.0 V, 3.0 V | 19 | | | ns |
| t _{Valid,SBWTDIO} | SBWTDIO data valid time (after falling edge of SBWTCK in TDO slot Spy-Bi-Wire) | T | 2.0 V, 3.0 V | | | 31 | ns |
| t _{SBW,En} | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾ | T | 2.0 V, 3.0 V | | | 110 | μs |
| t _{SBW,Ret} | Spy-Bi-Wire return to normal operation time ⁽²⁾ | T | 2.0 V, 3.0 V | 15 | | 100 | μs |
| R _{internal} | Internal pulldown resistance on TEST | T | 2.0 V, 3.0 V | 20 | 35 | 50 | kΩ |

- (1) Tools that access the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.
- (2) Maximum t_{SBW,Ret} time after pulling or releasing the TEST/SBWTCK pin low, the Spy-Bi-Wire pins revert from their Spy-Bi-Wire function to their application function. This time applies only if the Spy-Bi-Wire mode was selected.




Figure 5-17. JTAG Spy-Bi-Wire Timing

Table 5-29 lists the characteristics of the 4-wire JTAG interface.

Table 5-29. JTAG, 4-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-18)

| PARAMETER | | DEVICE GRADE | V _{CC} | MIN | TYP | MAX | UNIT |
|--------------------------|---|-----------------|-----------------|-----|-----|-----|------|
| f _{TCK} | TCK input frequency ⁽¹⁾ | I, T | 2.0 V, 3.0 V | 0 | | 10 | MHz |
| t _{TCK,Low} | Spy-Bi-Wire low clock pulse duration | I, T | 2.0 V, 3.0 V | 15 | | | ns |
| t _{TCK,high} | Spy-Bi-Wire high clock pulse duration | I, T | 2.0 V, 3.0 V | 15 | | | ns |
| t _{SU,TMS} | TMS setup time (before rising edge of TCK) | I, T | 2.0 V, 3.0 V | 11 | | | ns |
| t _{HD,TMS} | TMS hold time (after rising edge of TCK) | I, T | 2.0 V, 3.0 V | 3 | | | ns |
| t _{SU,TDI} | TDI setup time (before rising edge of TCK) | I, T | 2.0 V, 3.0 V | 13 | | | ns |
| t _{HD,TDI} | TDI hold time (after rising edge of TCK) | I, T | 2.0 V, 3.0 V | 5 | | | ns |
| t _{z-Valid,TDO} | TDO high impedance to valid output time (after falling edge of TCK) | I, T | 2.0 V, 3.0 V | | | 26 | ns |
| t _{Valid,TDO} | TDO to new valid output time (after falling edge of TCK) | I, T | 2.0 V, 3.0 V | | | 26 | ns |
| t _{Valid-Z,TDO} | TDO valid to high impedance output time (after falling edge of TCK) | I, T | 2.0 V, 3.0 V | | | 26 | ns |
| t _{JTAG,Ret} | Spy-Bi-Wire return to normal operation time | I, T | 2.0 V, 3.0 V | 15 | | 100 | μs |
| R _{internal} | Internal pulldown resistance on TEST | I, T | 2.0 V, 3.0 V | 20 | 35 | 50 | kΩ |

(1) Tools that access the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.




Figure 5-18. JTAG 4-Wire Timing

6 Detailed Description

6.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter (PC), stack pointer (SP), status register (SR), and constant generator (CG), respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

6.2 Operating Modes

The MCUs have one active mode and several software-selectable low-power modes of operation. An interrupt event can wake the device from a low-power mode (LPM0, LPM3, or LPM4), service the request, and return to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

Table 6-1. Operating Modes

| MODE | | AM | LPM0 | LPM3 | LPM4 | LPM3.5 | LPM4.5 |
|--------------------------------|-------------------------|-----------------|-----------------|--|--------------------------|--------------------------------------|-------------------|
| | | ACTIVE MODE | CPU OFF | STANDBY | OFF | ONLY RTC COUNTER | SHUTDOWN |
| Maximum system clock | | 24 MHz | 24 MHz | 40 kHz | 0 | 40 kHz | 0 |
| Power consumption at 25°C, 3 V | | 142 μ A/MHz | 40 μ A/MHz | 1.43 μ A with RTC counter only in LFXT | 0.82 μ A without SVS | 620 nA with RTC counter only in LFXT | 42 nA without SVS |
| Wake-up time | | N/A | Instant | 10 μ s | 10 μ s | 350 μ s | 350 μ s |
| Wake-up events | | N/A | All | All | I/O | RTC counter, I/O | I/O |
| Power | Regulator | Full regulation | Full regulation | Partial power down | Partial power down | Partial power down | Power down |
| | SVS | On | On | Optional | Optional | Optional | Optional |
| | Brownout | On | On | On | On | On | On |
| Clock ⁽¹⁾ | MCLK | Active | Off | Off | Off | Off | Off |
| | SMCLK | Optional | Active | Off | Off | Off | Off |
| | FLL | Optional | Optional | Off | Off | Off | Off |
| | DCO | Optional | Optional | Off | Off | Off | Off |
| | MODCLK | Optional | Optional | Off | Off | Off | Off |
| | REFO | Optional | Optional | Optional | Off | Off | Off |
| | ACLK | Optional | Optional | Active | Off | Off | Off |
| | XT1HFCLK ⁽²⁾ | Optional | Optional | Off | Off | Off | Off |
| | XT1LFCLK | Optional | Optional | Optional | Off | Optional | Off |
| | VLOCLK | Optional | Optional | Optional | Off | Optional | Off |

(1) The status shown for LPM4 applies to internal clocks only.

(2) HFXT must be disabled before entering into LPM3, LPM4, or LPMx.5 mode.

Table 6-1. Operating Modes (continued)

| MODE | | AM | LPM0 | LPM3 | LPM4 | LPM3.5 | LPM4.5 |
|-------------|------------------------------|-------------|----------|------------|------------|------------------|------------|
| | | ACTIVE MODE | CPU OFF | STANDBY | OFF | ONLY RTC COUNTER | SHUTDOWN |
| Core | CPU | On | Off | Off | Off | Off | Off |
| | FRAM | On | On | Off | Off | Off | Off |
| | RAM | On | On | On | On | Off | Off |
| | Backup Memory ⁽³⁾ | On | On | On | On | On | Off |
| Peripherals | Timer0_B3 | Optional | Optional | Optional | Off | Off | Off |
| | Timer1_B3 | Optional | Optional | Optional | Off | Off | Off |
| | Timer2_B3 | Optional | Optional | Optional | Off | Off | Off |
| | Timer3_B7 | Optional | Optional | Optional | Off | Off | Off |
| | WDT | Optional | Optional | Optional | Off | Off | Off |
| | eUSCI_A0 | Optional | Optional | Optional | Off | Off | Off |
| | eUSCI_A1 | Optional | Optional | Optional | Off | Off | Off |
| | eUSCI_B0 | Optional | Optional | Optional | Off | Off | Off |
| | eUSCI_B1 | Optional | Optional | Optional | Off | Off | Off |
| | CRC | Optional | Optional | Off | Off | Off | Off |
| | ICC | Optional | Optional | Off | Off | Off | Off |
| | MPY32 | Optional | Optional | Off | Off | Off | Off |
| | ADC | Optional | Optional | Optional | Off | Off | Off |
| | eCOMP0 | Optional | Optional | Optional | Optional | Off | Off |
| | eCOMP1 | Optional | Optional | Optional | Optional | Off | Off |
| | SAC0 ⁽⁴⁾ | Optional | Optional | Optional | Optional | Off | Off |
| | SAC1 ⁽⁴⁾ | Optional | Optional | Optional | Optional | Off | Off |
| | SAC2 ⁽⁴⁾ | Optional | Optional | Optional | Optional | Off | Off |
| | SAC3 ⁽⁴⁾ | Optional | Optional | Optional | Optional | Off | Off |
| | RTC Counter | Optional | Optional | Optional | Optional | Optional | Off |
| I/O | General digital input/output | On | Optional | State held | State held | State held | State held |

(3) Backup memory contains one 32-byte register in the peripheral memory space. See [Table 6-33](#) and [Table 6-54](#) for its memory allocation.

(4) MSP430FR235x devices only

NOTE

XT1CLK and VLOCLK can be active during LPM4 if requested by low-frequency peripherals.

6.3 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see [Table 6-2](#)). The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6-2. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|---|---|------------------|--------------|-------------|
| System Reset Power up, brownout, supply supervisor External reset RST Watchdog time-out, key violation FRAM uncorrectable bit error detection Software POR, BOR FLL unlock error | SVSHIFG PMMRSTIFG WDTIFG PMMPORIFG, PMMBORIFG SYSRSTIV FLLULPUC | Reset | FFFEh | 63, Highest |
| System NMI Vacant memory access JTAG mailbox FRAM access time error FRAM bit-error detection | VMAIFG JMBINIFG, JMBOUTIFG CBDIFG, UBDIFG | Non-Maskable | FFFCh | 62 |
| User NMI External NMI Oscillator fault | NMIIFG OFIFG | Non-Maskable | FFFAh | 61 |
| Timer0_B3 | TB0CCR0 CCIFG0 | Maskable | FFF8h | 60 |
| Timer0_B3 | TB0CCR1 CCIFG1, TB0CCR2 CCIFG2, TB0IFG (TB0IV) | Maskable | FFF6h | 59 |
| Timer1_B3 | TB1CCR0 CCIFG0 | Maskable | FFF4h | 58 |
| Timer1_B3 | TB1CCR1 CCIFG1, TB1CCR2 CCIFG2, TB1IFG (TB1IV) | Maskable | FFF2h | 57 |
| Timer2_B3 | TB2CCR0 CCIFG0 | Maskable | FFF0h | 56 |
| Timer2_B3 | TB2CCR1 CCIFG1, TB2CCR2 CCIFG2, TB2IFG (TB2IV) | Maskable | FFEEh | 55 |
| Timer3_B7 | TB3CCR0 CCIFG0 | Maskable | FFECh | 54 |
| Timer3_B7 | TB3CCR1 CCIFG1, TB3CCR2 CCIFG2, TB3CCR3 CCIFG3, TB3CCR4 CCIFG4, TB3CCR5 CCIFG5, TB3CCR6 CCIFG6, TB3IFG (TB3IV) | Maskable | FFEAh | 53 |
| RTC counter | RTCIFG | Maskable | FFE8h | 52 |
| Watchdog timer interval mode | WDTIFG | Maskable | FFE6h | 51 |
| eUSCI_A0 receive or transmit | UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV) | Maskable | FFE4h | 50 |
| eUSCI_A1 receive or transmit | UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV) | Maskable | FFE2h | 49 |
| eUSCI_B0 receive or transmit | UCB0RXIFG, UCB0TXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG, UCCLTOIFG(I ² C mode) (UCB0IV) | Maskable | FFE0h | 48 |

Table 6-2. Interrupt Sources, Flags, and Vectors (continued)

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|------------------------------|---|------------------|----------------|----------|
| eUSCI_B1 receive or transmit | UCB1RXIFG, UCB1TXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG, UCCLTOIFG(I ² C mode) (UCB0IV) | Maskable | FFDEh | 47 |
| ADC | ADCIFG0, ADCINIFG, ADCLOIFG, ADCHIFG, ADCTOVIFG, ADCOVIFG (ADCIV) | Maskable | FFDCh | 46 |
| eCOMP0_eCOMP1 | CPIIFG, CPIFG (CP1IV, CP0IV) | Maskable | FFDAh | 45 |
| SAC0_SAC2 ⁽¹⁾ | SAC2DACSTS DACIFG (SAC2IV) SAC0DACSTS DACIFG, SAC0IV) | Maskable | FFD8h | 44 |
| SAC1_SAC3 ⁽¹⁾ | SAC3DACSTS DACIFG (SAC3IV) SAC1DACSTS DACIFG, SAC1IV) | Maskable | FFD6h | 43 |
| P1 | P1IFG.0 to P1IFG.7 (P1IV) | Maskable | FFD4h | 42 |
| P2 | P2IFG.0 to P2IFG.7 (P2IV) | Maskable | FFD2h | 41 |
| P3 | P3IFG.0 to P3IFG.7 (P3IV) | Maskable | FFD0h | 40 |
| P4 | P4IFG.0 to P4IFG.7 (P4IV) | Maskable | FFCEh | 39 |
| Reserved | Reserved | Maskable | FFCCh to FF88h | |

(1) MSP430FR235x devices only

Table 6-3 lists the BSL signature settings. The BSL setting on MSP430FR2355 can be customized by using BSL configuration and I²C address. See the [MSP430 FRAM Device Bootloader \(BSL\) User's Guide](#) for more details.

Table 6-3. BSL Signatures

| SIGNATURE | WORD ADDRESS |
|--------------------------------|--------------|
| BSL I2C Address ⁽¹⁾ | FFA0h |
| BSL Config | 0FF8Ah |
| BSL Config Signature | 0FF88h |
| BSL Signature2 | 0FF86h |
| BSL Signature1 | 0FF84h |
| JTAG Signature2 | 0FF82h |
| JTAG Signature1 | 0FF80h |

(1) 7-bit address BSL I²C interface

6.4 Memory Organization

Table 6-4 summarizes the memory map of the devices.

Table 6-4. Memory Organization

| | ACCESS | MSP430FR2355 | MSP430FR2353 |
|--|---|--|--|
| Memory (FRAM) Main: interrupt vectors and signatures Main: code memory | Read/Write (Optional Write Protect) ⁽¹⁾ | 32KB FFFFh to FF80h FFFFh to 8000h | 16KB FFFFh to FF80h FFFFh to C000h |
| RAM | Read/Write | 4KB 2FFFh to 2000h | 2KB 27FFh to 2000h |
| Information memory (FRAM) | Read/Write ⁽²⁾ | 512 bytes 19FFh to 1800h | 512 bytes 19FFh to 1800h |
| Driver library and FFT library (ROM) | Read only | 20KB FAC00h to FFBFFh | 20KB FAC00h to FFBFFh |
| Peripherals | Read/Write | 4KB 0FFFh to 0020h | 4KB 0FFFh to 0020h |
| Tiny RAM | Read/Write | 26 bytes 001Fh to 0006h | 26 bytes 001Fh to 0006h |
| Reserved ⁽³⁾ | Read | 6 bytes 0005h to 0000h | 6 bytes 0005h to 0000h |

(1) The program FRAM can be write protected by setting PFWP bit in SYSCFG0 register. See the SYS chapter in [MSP430FR4xx and MSP430FR2xx Family User's Guide](#) for more details.

(2) The information FRAM can be write protected by setting DFWP bit in SYSCFG0 register. See the SYS chapter in [MSP430FR4xx and MSP430FR2xx Family User's Guide](#) for more details.

(3) Reads as D032h at 00h (opcode: BIS.W LPM4, SR), reads as 00F0h at 02h (opcode: BIS.W LPM4, SR), and reads as 3FFFh at 04h (opcode: JMP\$)

6.5 Bootloader (BSL)

The BSL enables users to program the FRAM memory or RAM using a UART or I²C serial interface. Access to the device memory through the BSL is protected by a user-defined password. Use of the BSL requires four pins (see Table 6-5 and Table 6-6). BSL entry requires a specific entry sequence on the RST/NMI/SBWDIO and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see [MSP430 FRAM Devices Bootloader \(BSL\) User's Guide](#).

Table 6-5. UART BSL Pin Requirements and Functions

| DEVICE SIGNAL | BSL FUNCTION |
|----------------|-----------------------|
| RST/NMI/SBWDIO | Entry sequence signal |
| TEST/SBWTCK | Entry sequence signal |
| P1.7 | Data transmit |
| P1.6 | Data receive |
| DVCC | Power supply |
| DVSS | Ground supply |

Table 6-6. I²C BSL Pin Requirements and Functions

| DEVICE SIGNAL | BSL FUNCTION |
|----------------|---------------------------|
| RST/NMI/SBWDIO | Entry sequence signal |
| TEST/SBWTCK | Entry sequence signal |
| P1.2 | Data receive and transmit |
| P1.3 | Clock |
| DVCC | Power supply |
| DVSS | Ground supply |

6.6 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWDIO is required to interface with MSP430 development tools and device programmers. [Table 6-7](#) lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#).

Table 6-7. JTAG Pin Requirements and Function

| DEVICE SIGNAL | DIRECTION | JTAG FUNCTION |
|---|-----------|-----------------------------|
| P1.4/UCA0STE/TCK/A4 | IN | JTAG clock input |
| P1.5/UCA0CLK/TMS/OA1O/A5 | IN | JTAG state control |
| P1.6/UCA0RXD/UCA0SOMI/TB0.1/TDI/TCLK/OA1-/A6 | IN | JTAG data input, TCLK input |
| P1.7/UCA0TXD/UCA0SIMO/TB0.2/TDO/OA1+/A7/VREF+ | OUT | JTAG data output |
| TEST/SBWTCK | IN | Enable JTAG pins |
| RST/NMI/SBWDIO | IN | External reset |
| DVCC | – | Power supply |
| DVSS | – | Ground supply |

6.7 Spy-Bi-Wire Interface (SBW)

The MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. [Table 6-8](#) shows the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#).

Table 6-8. Spy-Bi-Wire Pin Requirements and Functions

| DEVICE SIGNAL | DIRECTION | SBW FUNCTION |
|----------------|-----------|-----------------------------------|
| TEST/SBWTCK | IN | Spy-Bi-Wire clock input |
| RST/NMI/SBWDIO | IN, OUT | Spy-Bi-Wire data input and output |
| DVCC | – | Power supply |
| DVSS | – | Ground supply |

6.8 FRAM

The FRAM can be programmed using the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM include:

- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

6.9 Memory Protection

The device features memory protection of user access authority and write protection include:

- Securing the whole memory map to prevent unauthorized access from JTAG port or BSL, by writing JTAG and BSL signatures using the JTAG port, SBW, the BSL, or in-system by the CPU.
- Write protection enabled to prevent unwanted write operation to FRAM contents by setting the control bits with accordingly password in System Configuration register 0. For more detailed information, see the SYS chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

6.10 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. All peripherals can be handled by using all instructions in the memory map. For complete module description, see the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

6.10.1 Power Management Module (PMM) and On-Chip Reference Voltages

The PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM also includes supply voltage supervisor (SVS) and brownout protection. The brownout reset circuit (BOR) is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS circuitry detects if the supply voltage drops below a user-selectable safe level. SVS circuitry is available on the primary supply.

The device contains three on-chip references:

- Internal shared reference (1.5 V, 2.0 V, or 2.5 V)
- 1.2 V for external reference (VREF pin)
- 1.2 V low-power reference for eCOMP

The internal shared reference is controlled by PMM settings to select 1.5 V, 2.0 V, or 2.5 V. This reference is internally connected to ADC channel 13. DVCC is internally connected to ADC channel 15. When DVCC is set as the reference voltage for ADC conversion, the DVCC can be easily represent as [Equation 1](#) by using ADC sampling reference without any external components support.

$$DVCC = (4095 \times \text{reference voltage}) \div \text{ADC result} \quad (1)$$

The internal shared reference (1.5 V, 2.0 V, or 2.5 V) is also internally connected to the built-in DAC of the comparator and SAC (MSP430FR235x devices only) built-in 12-bit DAC as the reference voltage. The source can be selected by setting the specific register configuration of each module For more information, see the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

P1.7/UCA0TXD/UCA0SIMO/TB0.2/TDO/OA1+/A7/VREF+ can support a buffered external 1.2-V output when EXTREFEN = 1 in the PMMCTL2 register. ADC channel 7 can also be selected to monitor this voltage. For more information, see the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

An additional low-power 1.2-V reference is internally connected to eCOMP0 and eCOMP1. This reference is activated by enabling eCOMP with the channel as threshold source. See [Section 6.10.13](#) for more details.

6.10.2 Clock System (CS) and Clock Distribution

The clock system includes a 32-kHz low-frequency or up to 24-MHz high-frequency crystal oscillator (XT1), an internal very low-power low-frequency oscillator (VLO), an integrated 32-kHz RC oscillator (REFO), an integrated internal digitally controlled oscillator (DCO) that can use frequency-locked loop (FLL) locking with internal or external 32-kHz reference clock, and on-chip asynchronous high-speed clock (MODOSC). The clock system is designed to target cost-effective designs with minimal external components. A fail-safe mechanism is designed for XT1. The clock system module supports the following clock signals.

- Main Clock (MCLK): the system clock used by the CPU and all relevant peripherals accessed by the bus. All clock sources except MODOSC can be selected as the source with a predivider of 1, 2, 4, 8, 16, 32, 64, or 128.
- Sub-Main Clock (SMCLK): the subsystem clock used by the peripheral modules. SMCLK derives from the MCLK with a predivider of 1, 2, 4, or 8. This means SMCLK is always equal to or less than MCLK.
- Auxiliary Clock (ACLK): this clock derived from the external XT1 clock, internal VLO, or internal REFO clock up to 40 kHz.

All peripherals have one or several clock sources, depending on specific functionality. [Table 6-9](#) lists the clock distribution used in this device.

Table 6-9. Clock Distribution

| | CLOCK SOURCE SELECT BITS | MCLK | SMCLK | ACLK | MODCLK | VLOCLK | EXTERNAL PIN |
|-----------------|--------------------------|--------------|--------------------|--------------------|-------------------|------------------|-------------------|
| Frequency Range | | DC to 24 MHz | DC to 24 MHz | DC to 40 kHz | 3.8 MHz \pm 21% | 10 kHz \pm 50% | – |
| CPU | N/A | Default | – | – | – | – | – |
| FRAM | N/A | Default | – | – | – | – | – |
| RAM | N/A | Default | – | – | – | – | – |
| CRC | N/A | Default | – | – | – | – | – |
| MPY32 | N/A | Default | – | – | – | – | – |
| ICC | N/A | Default | – | – | – | – | – |
| I/O | N/A | Default | – | – | – | – | – |
| TB0 | TBSSEL | – | 10b | 01b | – | – | 00b (TB0CLK pin) |
| TB1 | TBSSEL | – | 10b | 01b | – | – | 00b (TB1CLK pin) |
| TB2 | TBSSEL | – | 10b | 01b | – | – | 00b (TB2CLK pin) |
| TB3 | TBSSEL | – | 10b | 01b | – | – | 00b (TB3CLK pin) |
| eUSCI_A0 | UCSSEL | – | 10b or 11b | 01b | – | – | 00b (UCA0CLK pin) |
| eUSCI_A1 | UCSSEL | – | 10b or 11b | 01b | – | – | 00b (UCA1CLK pin) |
| eUSCI_B0 | UCSSEL | – | 10b or 11b | 01b | – | – | 00b (UCB0CLK pin) |
| eUSCI_B1 | UCSSEL | – | 10b or 11b | 01b | – | – | 00b (UCB1CLK pin) |
| MFM | N/A | – | Default | – | – | – | – |
| WDT | WDTSEL | – | 00b | 01b | – | 10b | – |
| ADC | ADCSEL | – | 10b or 11b | 01b | 00b | – | – |
| RTC Counter | RTCSS | – | 01b ⁽¹⁾ | 01b ⁽¹⁾ | – | 11b | – |

(1) Controlled by the RTCKSEL bit in the SYSCFG2 register.

Table 6-10. XTCLK Distribution

| OPERATION MODE | CLOCK SOURCE SELECT BITS | XTHFCLK AM to LPM0 | XTLFCLK AM to LPM3 | XTLFCLK (LPMx.5) AM to LPM3.5 |
|----------------|--------------------------|-----------------------|-----------------------|----------------------------------|
| MCLK | SELMS | 10b | 10b | 10b |
| SMCLK | SELMS | 10b | 10b | 10b |
| REFO | SELREF | 0b | 0b | 0b |
| ACLK | SELA | 0b | 0b | 0b |
| RTC | RTCSS | – | 10b | 10b |

6.10.3 General-Purpose Input/Output Port (I/O)

Up to 44 I/O ports are implemented.

- P1, P2, P3, and P4 are full 8-bit ports; P5 and P6 feature up to 5-bit and 7-bit ports, respectively.
- All individual I/O bits are independently programmable.
- Any combination of input, output, is possible for P1, P2, P3, P4, P5, and P6. Interrupt conditions are possible in P1, P2, P3, and P4.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5, LPM4 and LPM4.5 wake-up input capability is available in P1, P2, P3, and P4.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.

NOTE

Configuration of digital I/Os after BOR reset

To prevent cross currents during start-up of the device, all port pins are high-impedance with Schmitt triggers and module functions disabled. To enable the I/O functions after a BOR reset, first configure the ports and then clear the LOCKLPM5 bit. For details, see the *Configuration After Reset* section in the *Digital I/O* chapter of the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

6.10.4 Watchdog Timer (WDT)

The primary function of the WDT module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as interval timer and can generate interrupts at selected time intervals.

[Table 6-11](#) lists the clock sources that can be used by the WDT.

Table 6-11. WDT Clocks

| WDTSEL | NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE) |
|--------|---|
| 00 | SMCLK |
| 01 | ACLK |
| 10 | VLOCLK |
| 11 | Reserved |

6.10.5 System Module (SYS)

The SYS module handles many of the system functions within the device. These include power-on reset (POR) and power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators (see [Table 6-12](#)), bootloader entry mechanisms, and configuration management (device descriptors). SYS also includes a data exchange mechanism through SBW called a JTAG mailbox that can be used in the application.

Table 6-12. System Module Interrupt Vector Registers

| INTERRUPT VECTOR REGISTER | ADDRESS | INTERRUPT EVENT | VALUE | PRIORITY |
|---------------------------|---------|--|------------|----------|
| SYSRSTIV, System Reset | 015Eh | No interrupt pending | 00h | |
| | | Brownout (BOR) | 02h | Highest |
| | | RSTIFG RST/NMI (BOR) | 04h | |
| | | PMMSWBOR software BOR (BOR) | 06h | |
| | | LPMx.5 wake up (BOR) | 08h | |
| | | Security violation (BOR) | 0Ah | |
| | | Reserved | 0Ch | |
| | | SVSHIFG SVSH event (BOR) | 0Eh | |
| | | Reserved | 10h | |
| | | Reserved | 12h | |
| | | PMMSWPOR software POR (POR) | 14h | |
| | | WDTIFG watchdog time-out (PUC) | 16h | |
| | | WDTPW password violation (PUC) | 18h | |
| | | FRCTLPW password violation (PUC) | 1Ah | |
| | | Uncorrectable FRAM bit error detection | 1Ch | |
| | | Peripheral area fetch (PUC) | 1Eh | |
| | | PMMPW PMM password violation (PUC) | 20h | |
| | | Reserved | 22h | |
| | | FLL unlock (PUC) | 24h | |
| | | Reserved | 26h to 3Eh | Lowest |
| SYSSNIV, System NMI | 015Ch | No interrupt pending | 00h | |
| | | SVS low-power reset entry | 02h | Highest |
| | | Uncorrectable FRAM bit error detection | 04h | |
| | | Reserved | 06h | |
| | | Reserved | 08h | |
| | | Reserved | 0Ah | |
| | | Reserved | 0Ch | |
| | | Reserved | 0Eh | |
| | | Reserved | 10h | |
| | | VMAIFG Vacant memory access | 12h | |
| | | JMBINIFG JTAG mailbox input | 14h | |
| | | JMBOUTIFG JTAG mailbox output | 16h | |
| | | Correctable FRAM bit error detection | 18h | |
| | | Reserved | 1Ah to 1Eh | Lowest |
| SYSUNIV, User NMI | 015Ah | No interrupt pending | 00h | |
| | | NMIIFG NMI pin or SVS _H event | 02h | Highest |
| | | OFIFG oscillator fault | 04h | |
| | | Reserved | 06h to 1Eh | Lowest |

6.10.6 Cyclic Redundancy Check (CRC)

The 16-bit cyclic redundancy check (CRC) module produces a signature based on a sequence of data values and can be used for data checking purposes. The CRC generation polynomial is compliant with CRC-16-CCITT standard of $x^{16} + x^{12} + x^5 + 1$.

6.10.7 Interrupt Compare Controller (ICC)

The Interrupt Compare Controller (ICC) allows all maskable interrupt sources to be scheduled in a preemptive mechanism. Each interrupt source is specified as a source of ICC module. Each source supports a 4-level software interrupt priority other than the one tied with interrupt vector. When ICC module is enabled, the ISR in lower software priority can be interrupted by higher priority. It is required to enable GIE in ISR for proper ICC operation. For details, see the ICC chapter of the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#). Table 6-13 lists the ICC source configurations.

Table 6-13. ICC Interrupt Source Assignments

| REGISTER | BITS | INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|----------|--------|--------------------------------------|--|------------------|--------------|----------|
| ICCILRS0 | ILSR0 | P4 | P4IFG.0 to P4IFG.7 (P4IV) | Maskable | FFCEh | 39 |
| | ILSR1 | P3 | P3IFG.0 to P3IFG.7 (P3IV) | Maskable | FFD0h | 40 |
| | ILSR2 | P2 | P2IFG.0 to P2IFG.7 (P2IV) | Maskable | FFD2h | 41 |
| | ILSR3 | P1 | P1IFG.0 to P1IFG.7 (P1IV) | Maskable | FFD4h | 42 |
| | ILSR4 | SAC3 DAC, SAC1 DAC ⁽¹⁾ | DACIFG, (SAC3IV, SAC1IV) ⁽¹⁾ | Maskable | FFD6h | 43 |
| | ILSR5 | SAC2 DAC, SAC0 DAC ⁽¹⁾ | DACIFG (SAC2IV, SAC0IV) ⁽¹⁾ | Maskable | FFD8h | 44 |
| | ILSR6 | eCOMP1, eCOMP0 | CPIIFG, CPIFG (CP1IV, CP0IV) | Maskable | FFDAh | 45 |
| | ILSR7 | ADC | ADCIFG0, ADCINIFG, ADCLOIFG, ADCHIFG, ADCTOVIFG, ADCOVIFG (ADCIV) | Maskable | FFDCh | 46 |
| ICCILRS1 | ILSR8 | eUSCI_B1 Receive or Transmit | UCB1RXIFG, UCB1TXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG, UCCLTOIFG (I ² C mode) (UCB0IV) | Maskable | FFDEh | 47 |
| | ILSR9 | eUSCI_B0 Receive or Transmit | UCB0RXIFG, UCB0TXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG, UCCLTOIFG (I ² C mode) (UCB0IV) | Maskable | FFE0h | 48 |
| | ILSR10 | eUSCI_A1 Receive or Transmit | UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV)) | Maskable | FFE2h | 49 |
| | ILSR11 | eUSCI_A0 Receive or Transmit | UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV)) | Maskable | FFE4h | 50 |
| | ILSR12 | Watchdog Timer Interval mode | WDTIFG | Maskable | FFE6h | 51 |
| | ILSR13 | RTC Counter | RTCIFG | Maskable | FFE8h | 52 |
| | ILSR14 | Timer3_B7 | TB3CCR1 CCIFG1, TB3CCR2 CCIFG2, TB3CCR3 CCIFG3, TB3CCR4 CCIFG4, TB3CCR5 CCIFG5, TB3CCR6 CCIFG6, TB3IFG (TB3IV) | Maskable | FFEAh | 53 |
| | ILSR15 | Timer3_B7 | TB3CCR0 CCIFG0 | Maskable | FFECCh | 54 |

(1) MSP430FR235x devices only

Table 6-13. ICC Interrupt Source Assignments (continued)

| REGISTER | BITS | INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|----------|--------|------------------|--|------------------|--------------|----------|
| ICCILRS2 | ILSR16 | Timer2_B3 | TB2CCR1 CCIFG1, TB2CCR2 CCIFG2, TB2IFG (TB2IV) | Maskable | FFEEh | 55 |
| | ILSR17 | Timer2_B3 | TB2CCR0 CCIFG0 | Maskable | FFF0h | 56 |
| | ILSR18 | Timer1_B3 | TB1CCR1 CCIFG1, TB1CCR2 CCIFG2, TB1IFG (TB1IV) | Maskable | FFF2h | 57 |
| | ILSR19 | Timer1_B3 | TB1CCR0 CCIFG0 | Maskable | FFF4h | 58 |
| | ILSR20 | Timer0_B3 | TB0CCR1 CCIFG1, TB0CCR2 CCIFG2, TB0IFG (TB0IV) | Maskable | FFF6h | 59 |
| | ILSR21 | Timer0_B3 | TB0CCR0 CCIFG0 | Maskable | FFF8h | 60 |
| | ILSR22 | N/A | N/A | N/A | N/A | N/A |
| | ILSR23 | N/A | N/A | N/A | N/A | N/A |
| ICCILRS3 | ILSR24 | N/A | N/A | N/A | N/A | N/A |
| | ILSR25 | N/A | N/A | N/A | N/A | N/A |
| | ILSR26 | N/A | N/A | N/A | N/A | N/A |
| | ILSR27 | N/A | N/A | N/A | N/A | N/A |
| | ILSR28 | N/A | N/A | N/A | N/A | N/A |
| | ILSR29 | N/A | N/A | N/A | N/A | N/A |
| | ILSR30 | N/A | N/A | N/A | N/A | N/A |
| | ILSR31 | N/A | N/A | N/A | N/A | N/A |

6.10.8 Enhanced Universal Serial Communication Interface (eUSCI_A0, eUSCI_A1, eUSCI_B0, eUSCI_B1)

The eUSCI modules are used for serial data communications (see [Table 6-14](#)). The eUSCI_A module supports either UART or SPI communications. The eUSCI_B module supports either SPI or I²C communications. Additionally, eUSCI_A supports automatic baud-rate detection and IrDA..

Table 6-14. eUSCI Pin Configurations

| eUSCI_A0 | PIN | UART | SPI |
|----------|------|--------------------------------|------|
| | P1.7 | TXD | SIMO |
| | P1.6 | RXD | SOMI |
| | P1.5 | – | SCLK |
| | P1.4 | – | STE |
| eUSCI_A1 | PIN | UART | SPI |
| | P4.3 | TXD or $\overline{\text{TXD}}$ | SIMO |
| | P4.2 | RXD or $\overline{\text{RXD}}$ | SOMI |
| | P4.1 | – | SCLK |
| | P4.0 | – | STE |
| eUSCI_B0 | PIN | I ² C | SPI |
| | P1.3 | SCL | SOMI |
| | P1.2 | SDA | SIMO |
| | P1.1 | – | SCLK |
| | P1.0 | – | STE |
| eUSCI_B1 | PIN | I ² C | SPI |
| | P4.7 | SCL | SOMI |
| | P4.6 | SDA | SIMO |
| | P4.5 | – | SCLK |
| | P4.4 | – | STE |

The eUSCI_A1 can work as UART in inverting polarity mode by port settings (see [Table 6-15](#)). When PSEL = 01b, the normal UART or SPI mode is used. When PSEL = 10b, the inverted UART mode is enabled to transmit and receive data in inverted polarity. In this mode, eUSCI_A1 can also wake up the device from LPM3 by detecting a rising edge of start bit according the falling edge in normal mode.

Table 6-15. eUSCI_A1 UART Polarity Configurations

| eUSCI_A1 | PSEL = 01b | PSEL = 10b |
|----------|------------|-------------------------|
| P4.3 | TXD | $\overline{\text{TXD}}$ |
| P4.4 | RXD | $\overline{\text{RXD}}$ |

6.10.9 Timers (Timer0_B3, Timer1_B3, Timer2_B3, Timer3_B7)

The Timer0_B3, Timer1_B3, and Timer2_B3 modules are 16-bit timers and counters with three capture/compare registers each. Timer3_B7 is a 16-bit timers with seven capture/compare registers each. Each can support multiple captures or compares, PWM outputs, and interval timing (see [Table 6-16](#), [Table 6-17](#), [Table 6-18](#), and [Table 6-19](#)). Each has extensive interrupt capabilities. Interrupts can be generated from the counter on overflow conditions and from each of the capture/compare registers. The CCR0 registers on all timers are not externally connected and can only be used for hardware period timing and interrupt generation. In Up Mode, they can be used to set the overflow value of the counter.

Table 6-16. Timer0_B3 Signal Connections

| PORT PIN | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL |
|----------|--------------------------|-------------------|--------------|----------------------|---|
| P2.7 | TB0CLK | TBCLK | Timer | N/A | |
| | ACLK (internal) | ACLK | | | |
| | SMCLK (internal) | SMCLK | | | |
| | N/A | INCLK | | | |
| | From RTC (internal) | CCI0A | CCR0 | TB0 | Not used |
| | ACLK (internal) | CCI0B | | | Timer1_B3 CCI0B input |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P1.6 | TB0.1 | CCI1A | CCR1 | TB1 | TB0.1 |
| | From eCOMP0.O (internal) | CCI1B | | | Timer1_B3 CCI1B input |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P1.7 | TB0.2 | CCI2A | CCR2 | TB2 | TB0.2 |
| | N/A | CCI2B | | | Timer1_B3 INCLK Timer1_B3 CCI2B input, IR carrier input |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |

Table 6-17. Timer1_B3 Signal Connections

| PORT PIN | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL |
|----------|-----------------------------------|-------------------|--------------|----------------------|----------------------|
| P2.2 | TB1CLK | TBCLK | Timer | N/A | |
| | ACLK (internal) | ACLK | | | |
| | SMCLK (internal) | SMCLK | | | |
| | Timer0_B3 CCR2B output (internal) | INCLK | | | |
| | Timer3_B7 CCR0B output (internal) | CCI0A | CCR0 | TB0 | Not used |
| | Timer0_B3 CCR0B output (internal) | CCI0B | | | Not used |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P2.0 | TB1.1 | CCI1A | CCR1 | TB1 | TB1.1 |
| | Timer0_B3 CCR1B output (internal) | CCI1B | | | To ADC trigger |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P2.1 | TB1.2 | CCI2A | CCR2 | TB2 | TB1.2 |
| | Timer0_B3 CCR2B output (internal) | CCI2B | | | IR coding input |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |

Table 6-18. Timer2_B3 Signal Connections

| PORT PIN | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL |
|----------|----------------------------|-------------------|--------------|----------------------|--|
| P2.7 | TB2CLK | TBCLK | Timer | N/A | |
| | ACLK (internal) | ACLK | | | |
| | SMCLK (internal) | SMCLK | | | |
| | $\overline{\text{TB2CLK}}$ | INCLK | | | |
| | Not used | CCI0A | CCR0 | TB0 | Not used |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| | MFM Complete Event | CCI0B | | | MFM start trigger |
| P5.0 | TB2.1 | CCI1A | CCR1 | TB1 | TB2.1 |
| | From eCOMP1.0 (internal) | CCI1B | | | To SAC DAC update trigger 10b ⁽¹⁾ |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P5.1 | TB2.2 | CCI2A | CCR2 | TB2 | TB2.2 |
| | Not used | CCI2B | | | To SAC DAC update trigger 11b ⁽¹⁾ |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |

(1) MSP430FR235x devices only

Table 6-19. Timer3_B7 Signal Connections

| PORT PIN | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL |
|----------|---------------------|-------------------|--------------|----------------------|-----------------------|
| P6.6 | TB3CLK | TBCLK | Timer | N/A | |
| | ACLK (internal) | ACLK | | | |
| | SMCLK (internal) | SMCLK | | | |
| | TB3CLK | INCLK | | | |
| | Not used | CCI0A | CCR0 | TB0 | Not used |
| | Not used | CCI0B | | | To Timer1_B3 CCI0A |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P6.0 | TB3.1 | CCI1A | CCR1 | TB1 | TB3.1 |
| | Not used | CCI1B | | | |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P6.1 | TB3.2 | CCI2A | CCR2 | TB2 | TB3.2 |
| P4.0 | ISORXD | CCI2B | | | AND UCA1TXD ISOTXD |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P6.2 | TB3.3 | CCI3A | CCR3 | TB3 | TB3.3 |
| | Not used | CCI3B | | | |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P6.3 | TB3.4 | CCI4A | CCR4 | TB4 | TB3.4 |
| | Not used | CCI4B | | | Not used |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P6.4 | TB3.5 | CCI5A | CCR5 | TB5 | TB3.5 |
| | Not used | CCI5B | | | Not used |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |
| P6.5 | TB3.6 | CCI6A | CCR6 | TB6 | TB3.6 |
| | Not used | CCI6B | | | Not used |
| | DVSS | GND | | | |
| | DVCC | V _{CC} | | | |

The interconnection of Timer0_B3 and Timer1_B3 can be used to modulate the eUSCI_A pin of UCA0TXD/UCA0SIMO in either ASK or FSK mode, with which a user can easily acquire a modulated infrared command for directly driving an external IR diode. The IR functions are fully controlled by SYS configuration registers 1 including IREN (enable), IRPSEL (polarity select), IRMSEL (mode select), IRDSSEL (data select), and IRDATA (data) bits. For more information, see the SYS chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

The Timer_B module feature the function to put Timer_B all outputs into a high impedance state when the selected source is triggered. The source can be selected from external pin or internal of the device, it is controlled by TBxTRG in SYS. For more information, see the SYS chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

The Timer2_B3 CCR0 is tied with the Manchester function module (MFM).

Table 6-20 lists the Timer_B high-impedance trigger sources.

Table 6-20. TBxOUTH

| TBxTRGSEL | TBxOUTH TRIGGER SOURCE SELECTION | TIMER_B PAD OUTPUT HIGH IMPEDANCE |
|---------------|----------------------------------|------------------------------------|
| TB0TRGSEL = 0 | eCOMP0 output (internal) | P1.6, P1.7 |
| TB0TRGSEL = 1 | P1.2 | |
| TB1TRGSEL = 0 | eCOMP0 output (internal) | P2.0, P2.1 |
| TB1TRGSEL = 1 | P2.3 | |
| TB2TRGSEL = 0 | eCOMP1 output (internal) | P5.0, P5.1 |
| TB2TRGSEL = 1 | P5.3 | |
| TB3TRGSEL = 0 | eCOMP1 output (internal) | P6.0, P6.1, P6.2, P6.3, P6.4, P6.5 |
| TB3TRGSEL = 1 | N/A | |

6.10.10 Backup Memory (BKMEM)

The BKMEM supports data retention functionality during LPM3.5 mode. This device provides up to 32 bytes that are retained during LPM3.5.

6.10.11 Real-Time Clock (RTC) Counter

The RTC counter is a 16-bit modulo counter that is functional in AM, LPM0, LPM3, LPM4, and LPM3.5. This module can periodically wake up the CPU from LPM0, LPM3, LPM4, and LPM3.5 based on timing from a low-power clock source such as the XT1, ACLK, and VLO clocks. In AM, RTC can be driven by SMCLK to generate high-frequency timing events and interrupts. ACLK and SMCLK both can source to the RTC; however, only one of them can be selected at a time. The RTC overflow events can trigger:

- Timer0_B3 CCI0A
- ADC conversion trigger when ADCSHSx bits are set as 01b

6.10.12 12-Bit Analog-to-Digital Converter (ADC)

The 12-bit ADC module supports fast 12-bit analog-to-digital conversions with single-ended input. The module implements a 12-bit SAR core, sample select control, reference generator and a conversion result buffer. A window comparator with a lower and upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

The ADC supports 12 external inputs and four internal inputs (see [Table 6-21](#)).

Table 6-21. ADC Channel Connections

| ADCINCHx | ADC CHANNELS | EXTERNAL PIN OUTPUT |
|----------|---|---------------------|
| 0 | A0/V _{ref} + | P1.0 |
| 1 | A1/ | P1.1 |
| 2 | A2/V _{ref} - | P1.2 |
| 3 | A3 | P1.3 |
| 4 | A4 | P1.4 |
| 5 | A5 | P1.5 |
| 6 | A6 | P1.6 |
| 7 | A7 ⁽¹⁾ | P1.7 |
| 8 | A8 | P5.0 |
| 9 | A9 | P5.1 |
| 10 | A10 | P5.2 |
| 11 | A11 | P5.3 |
| 12 | On-chip temperature sensor | N/A |
| 13 | Internal shared reference voltage (1.5 V, 2.0 V, or 2.5 V) | N/A |
| 14 | DVSS | N/A |
| 15 | DVCC | N/A |

(1) When A7 is used, the PMM 1.2-V reference voltage can be output to this pin by setting the PMM control register. The 1.2-V voltage can be measured by channel A7.

The analog-to-digital conversion can be started by software or a hardware trigger. [Table 6-22](#) lists the trigger sources that are available.

Table 6-22. ADC Trigger Signal Connections

| ADC SHSx | | TRIGGER SOURCE |
|----------|---------|------------------------------|
| BINARY | DECIMAL | |
| 00 | 0 | ADCSC bit (software trigger) |
| 01 | 1 | RTC event |
| 10 | 2 | TB1.1B |
| 11 | 3 | eCOMP0 COUT |

6.10.13 Enhanced Comparator

This device features two enhanced comparators: eCOMP0 and eCOMP1. The enhanced comparator is an analog voltage comparator with a built-in 6-bit DAC as an internal voltage reference. The integrated 6-bit DAC can be set to 64 steps for the comparator reference voltage. This module has 4-level programmable hysteresis and configurable power modes: high-power mode or low-power mode.

The eCOMP0 supports a propagation delay up to 1 μ s in high-power mode. In low-power mode, eCOMP0 supports 3.2- μ s delay with 1.5- μ A leakage at room temperature, which can be an ideal wake-up source in LPM3 for a voltage monitor.

The eCOMP1 supports a propagation delay up to 100 ns in high-power mode. In low-power mode, eCOMP1 supports 320-ns delay with 10- μ A leakage at room temperature.

Both eCOMP0 and eCOMP1 contains a programmable 6-bit DAC that can use internal shared reference (1.5, 2.0, or 2.5-V) for high precision comparison threshold. In addition to internal shared reference, a low-power 1.2-V reference is fixed at channel 2 of both inverting and non-inverting path that allows the DAC turned off for saving powers.

The eCOMP0 supports external inputs and internal inputs (see [Table 6-23](#)) and outputs (see [Table 6-25](#))

Table 6-23. eCOMP0 Input Channel Connections

| CPPSEL | eCOMP0 CHANNELS | CPNSEL | eCOMP0 CHANNELS |
|--------|---------------------------|--------|---------------------------|
| 000 | P1.0/COMP0.0/A0 | 000 | P1.0/COMP0.0/A0 |
| 001 | P1.1/OA0O/COMP0.1/A1 | 001 | P1.1/OA0O/COMP0.1/A1 |
| 010 | Low-power 1.2-V reference | 010 | Low-power 1.2-V reference |
| 011 | N/A | 011 | N/A |
| 100 | N/A | 100 | N/A |
| 101 | P1.1/OA0O/COMP0.1/A1 | 101 | P3.1/OA2O |
| 110 | eCOMP0 6-bit DAC | 110 | eCOMP0 6-bit DAC |

Table 6-24. eCOMP1 Input Channel Connections

| CPPSEL | eCOMP1 CHANNELS | CPNSEL | eCOMP1 CHANNELS |
|--------|---------------------------|--------|---------------------------|
| 000 | P2.5/COMP1.0 | 000 | P2.5/COMP1.0 |
| 001 | P2.4/COMP1.1 | 001 | P2.4/COMP1.1 |
| 010 | Low-power 1.2-V reference | 010 | Low-power 1.2-V reference |
| 011 | N/A | 011 | N/A |
| 100 | N/A | 100 | N/A |
| 101 | P1.5/OA1O/A5 | 101 | P3.5/OA3O |
| 110 | eCOMP1 6-bit DAC | 110 | eCOMP1 6-bit DAC |

Table 6-25. eCOMP0 Output Channel Connections

| ECOMP0 OUT | EXTERNAL PINOUT, MODULE |
|------------|---|
| 1 | P2.0 |
| 2 | TB0.1B, TB0 (TB0OUTH), TB1 (TB1OUTH), ADC trigger |
| 3 | Reserved |
| 4 | Reserved |

Table 6-26. eCOMP1 Output Channel Connections

| ECOMP1 OUT | EXTERNAL PINOUT, MODULE |
|------------|--------------------------------------|
| 1 | P2.1 |
| 2 | TB2.1B, TB2 (TB2OUTH), TB3 (TB3OUTH) |
| 3 | Reserved |
| 4 | MFM input |

6.10.14 Manchester Function Module (MFM)

The MFM is a dedicated module residing between a pair of pins and eUSCI_B1 to encode and decode Manchester-coded data. For more information, see the MFM chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

When enabled by setting PSEL, the MFM module receives and transmits data through P5.0/TB2.1/MFM.RX/A8 and P5.1/TB2.2/MFM.TX/A9, respectively. The MFM always works in SPI master mode, and the eUSCI_B1 must be configured in 4-wire SPI slave mode.

6.10.15 Smart Analog Combo (SAC) (MSP430FR235x Devices Only)

The MSP430FR235x devices integrate four SAC modules: SAC0, SAC1, SAC2, and SAC3. The SAC integrates a high-performance low-power operational amplifier. SAC-L3 supports a hybrid configuration of general-purpose amplifier, 12-bit voltage reference DAC, and a multiplex switch array. For more information, see the SAC chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#). Only MSP430FR235x devices implement the SAC modules. MSP430FR215x devices do not support SAC modules.

The SAC0 and SAC2 are interconnected and support external inputs and internal inputs (see [Table 6-27](#) and [Table 6-28](#)).

Table 6-27. SAC0 Channel Connections

| PSEL | SAC0 OA NONINVERTING CHANNELS | NSEL | SAC0 OA INVERTING CHANNELS |
|------|-------------------------------|------|----------------------------|
| 00 | P1.3/OA0+/A3 | 00 | P1.2/OA0-/A2 |
| 01 | SAC0 12-bit DAC | 01 | PGA feedback |
| 10 | P3.1/OA2O, SAC2 OA output | 10 | P3.1/OA2O, SAC2 OA output |
| 11 | N/A | 11 | N/A |

Table 6-28. SAC2 Channel Connections

| PSEL | SAC2 OA NONINVERTING CHANNELS | NSEL | SAC2 OA INVERTING CHANNELS |
|------|---|------|---|
| 00 | P3.3/OA2+ | 00 | P3.2/OA2- |
| 01 | SAC2 12-bit DAC | 01 | PGA feedback |
| 10 | P1.1/UCB0CLK/ACLK/OA0O/COMP0.1/A1, SAC0 OA output | 10 | P1.1/UCB0CLK/ACLK/OA0O/COMP0.1/A1, SAC0 OA output |
| 11 | N/A | 11 | N/A |

The SAC1 and SAC3 are interconnected and support external inputs and internal inputs (see [Table 6-29](#) and [Table 6-30](#)).

Table 6-29. SAC1 Channel Connections

| PSEL | SAC1 OA NONINVERTING CHANNELS | NSEL | SAC1 OA INVERTING CHANNELS |
|------|-------------------------------|------|----------------------------|
| 00 | P1.7/OA1+/A7 | 00 | P1.6/OA1-/A6 |
| 01 | SAC1 12-bit DAC | 01 | PGA feedback |
| 10 | P3.5/OA3O, SAC3 OA output | 10 | P3.5/OA3O, SAC3 OA output |
| 11 | N/A | 11 | N/A |

Table 6-30. SAC3 Channel Connections

| PSEL | SAC3 OA NONINVERTING CHANNELS | NSEL | SAC3 OA INVERTING CHANNELS |
|------|-------------------------------|------|------------------------------|
| 00 | P3.7/OA3+ | 00 | P3.6/OA3- |
| 01 | SAC3 12-bit DAC | 01 | PGA feedback |
| 10 | P1.5/OA1O/A5, SAC1 OA output | 10 | P1.5/OA1O/A5, SAC1 OA output |
| 11 | N/A | 11 | N/A |

Each SAC DAC supports two selectable voltage references (see [Table 6-31](#)).

Table 6-31. SACx DAC Reference Selection

| DACSREF | SACx DAC REFERENCE SELECTION |
|---------|---|
| 0 | DVCC |
| 1 | Internal shared reference (1.5, 2.0, or 2.5 V) |
| DACSREF | SAC1 DAC REFERENCE |
| 0 | DVCC |
| 1 | Internal shared reference (1.5, 2.0, or 2.5 V) |
| DACSREF | SAC2 DAC REFERENCE |
| 0 | DVCC |
| 1 | Internal shared reference (1.5, 2.0, or 2.5 V) |
| DACSREF | SAC3 DAC REFERENCE |
| 0 | DVCC |
| 1 | Internal shared reference (1.5, 2.0, or 2.5 V) |

Each SAC DAC supports one software trigger and two hardware trigger from chip signals.

Table 6-32. SACx DAC Hardware Trigger Selection

| DACLSEL | SAC0 DAC HARDWARE TRIGGER | DACLSEL | SAC1 DAC HARDWARE TRIGGER |
|---------|-----------------------------|---------|-----------------------------|
| 00 | Writing SAC0DACDAT register | 00 | Writing SAC1DACDAT register |
| 01 | N/A | 01 | N/A |
| 10 | TB2.1 | 10 | TB2.1 |
| 11 | TB2.2 | 11 | TB2.2 |
| DACLSEL | SAC2 DAC HARDWARE TRIGGER | DACLSEL | SAC3 DAC HARDWARE TRIGGER |
| 00 | Writing SAC2DACDAT register | 00 | Writing SAC3DACDAT register |
| 01 | N/A | 01 | N/A |
| 10 | TB2.1 | 10 | TB2.1 |
| 11 | TB2.2 | 11 | TB2.2 |

6.10.16 eCOMP0, eCOMP1, SAC0, SAC1, SAC2, and SAC3 Interconnection (MSP430FR235x Devices Only)

The high-performance analog modules of eCOMP0, SAC0, and SAC2 are internally connected (see Figure 6-1).




Figure 6-1. eCOMP0, SAC0, SAC2 Interconnection

The high-performance analog modules of eCOMP1, SAC1, and SAC3 are internally connected (see [Figure 6-2](#)):




Figure 6-2. eCOMP1, SAC1, SAC3 Interconnection

6.10.18 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The EEM on these devices has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

6.10.19 Peripheral File Map

Table 6-33 lists the base address and the memory size of each peripheral's registers.

Table 6-33. Peripherals Summary

| MODULE NAME | BASE ADDRESS | SIZE |
|--------------------------------------|--------------|-------|
| Special Functions (see Table 6-34) | 0100h | 0010h |
| PMM (see Table 6-35) | 0120h | 0020h |
| SYS (see Table 6-36) | 0140h | 0040h |
| CS (see Table 6-37) | 0180h | 0020h |
| FRAM (see Table 6-38) | 01A0h | 0010h |
| CRC (see Table 6-39) | 01C0h | 0008h |
| WDT (see Table 6-40) | 01CCh | 0002h |
| Port P1, P2 (see Table 6-41) | 0200h | 0020h |
| Port P3, P4 (see Table 6-42) | 0220h | 0020h |
| Port P5, P6 (see Table 6-43) | 0240h | 0020h |
| RTC (see Table 6-44) | 0300h | 0010h |
| Timer0_B3 (see Table 6-45) | 0380h | 0030h |
| Timer1_B3 (see Table 6-46) | 03C0h | 0030h |
| Timer2_B3 (see Table 6-47) | 0400h | 0030h |
| Timer3_B7 (see Table 6-48) | 0440h | 0030h |
| MPY32 (see Table 6-49) | 04C0h | 0030h |
| eUSCI_A0 (see Table 6-50) | 0500h | 0020h |
| eUSCI_B0 (see Table 6-51) | 0540h | 0030h |
| eUSCI_A1 (see Table 6-52) | 0580h | 0020h |
| eUSCI_B1 (see Table 6-53) | 05C0h | 0030h |
| Backup Memory (see Table 6-54) | 0660h | 0020h |
| ICC (see Table 6-55) | 06C0h | 0010h |
| ADC (see Table 6-56) | 0700h | 0040h |
| eCOMP0 (see Table 6-57) | 08E0h | 0020h |
| eCOMP1 (see Table 6-58) | 0900h | 0020h |
| SAC0 (see Table 6-59) ⁽¹⁾ | 0C80h | 0010h |
| SAC1 (see Table 6-60) ⁽¹⁾ | 0C90h | 0010h |
| SAC2 (see Table 6-61) ⁽¹⁾ | 0CA0h | 0010h |
| SAC3 (see Table 6-62) ⁽¹⁾ | 0CB0h | 0010h |

(1) MSP430FR235x devices only

Table 6-34. Special Function Registers (Base Address: 0100h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-----------------------|---------|--------|
| SFR interrupt enable | SFRIE1 | 00h |
| SFR interrupt flag | SFRIFG1 | 02h |
| SFR reset pin control | SFRRPCR | 04h |

Table 6-35. PMM Registers (Base Address: 0120h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|----------------------|---------|--------|
| PMM control 0 | PMMCTL0 | 00h |
| PMM control 1 | PMMCTL1 | 02h |
| PMM control 2 | PMMCTL2 | 04h |
| PMM interrupt flags | PMMIFG | 0Ah |
| PM5 control 0 | PM5CTL0 | 10h |

Table 6-36. SYS Registers (Base Address: 0140h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-------------------------------|----------|--------|
| System control | SYSCTL | 00h |
| Bootloader configuration area | SYSBSLC | 02h |
| JTAG mailbox control | SYSJMBC | 06h |
| JTAG mailbox input 0 | SYSJMBI0 | 08h |
| JTAG mailbox input 1 | SYSJMBI1 | 0Ah |
| JTAG mailbox output 0 | SYSJMBO0 | 0Ch |
| JTAG mailbox output 1 | SYSJMBO1 | 0Eh |
| User NMI vector generator | SYSUNIV | 1Ah |
| System NMI vector generator | SYSSNIV | 1Ch |
| Reset vector generator | SYSRSTIV | 1Eh |
| System configuration 0 | SYSCFG0 | 20h |
| System configuration 1 | SYSCFG1 | 22h |
| System configuration 2 | SYSCFG2 | 24h |
| System configuration 3 | SYSCFG3 | 26h |

Table 6-37. CS Registers (Base Address: 0180h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|----------------------|---------|--------|
| CS control 0 | CSCTL0 | 00h |
| CS control 1 | CSCTL1 | 02h |
| CS control 2 | CSCTL2 | 04h |
| CS control 3 | CSCTL3 | 06h |
| CS control 4 | CSCTL4 | 08h |
| CS control 5 | CSCTL5 | 0Ah |
| CS control 6 | CSCTL6 | 0Ch |
| CS control 7 | CSCTL7 | 0Eh |
| CS control 8 | CSCTL8 | 10h |

Table 6-38. FRAM Registers (Base Address: 01A0h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|----------------------|---------|--------|
| FRAM control 0 | FRCTL0 | 00h |
| General control 0 | GCCTL0 | 04h |
| General control 1 | GCCTL1 | 06h |

Table 6-39. CRC Registers (Base Address: 01C0h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input | CRC16DI | 00h |
| CRC data input reverse byte | CRCDIRB | 02h |
| CRC initialization and result | CRCINIRES | 04h |
| CRC result reverse byte | CRCRESR | 06h |

Table 6-40. WDT Registers (Base Address: 01CCh)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|------------------------|---------|--------|
| Watchdog timer control | WDTCTL | 00h |

Table 6-41. Port P1, P2 Registers (Base Address: 0200h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-------------------------------|---------|--------|
| Port P1 input | P1IN | 00h |
| Port P1 output | P1OUT | 02h |
| Port P1 direction | P1DIR | 04h |
| Port P1 pulling enable | P1REN | 06h |
| Port P1 selection 0 | P1SEL0 | 0Ah |
| Port P1 selection 1 | P1SEL1 | 0Ch |
| Port P1 interrupt vector word | P1IV | 0Eh |
| Port P1 complement selection | P1SELC | 16h |
| Port P1 interrupt edge select | P1IES | 18h |
| Port P1 interrupt enable | P1IE | 1Ah |
| Port P1 interrupt flag | P1IFG | 1Ch |
| Port P2 input | P2IN | 01h |
| Port P2 output | P2OUT | 03h |
| Port P2 direction | P2DIR | 05h |
| Port P2 pulling enable | P2REN | 07h |
| Port P2 selection 0 | P2SEL0 | 0Bh |
| Port P2 selection 1 | P2SEL1 | 0Dh |
| Port P2 interrupt vector word | P2IV | 1Eh |
| Port P2 complement selection | P2SELC | 17h |
| Port P2 interrupt edge select | P2IES | 19h |
| Port P2 interrupt enable | P2IE | 1Bh |
| Port P2 interrupt flag | P2IFG | 1Dh |

Table 6-42. Port P3, P4 Registers (Base Address: 0220h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-------------------------------|---------|--------|
| Port P3 input | P3IN | 00h |
| Port P3 output | P3OUT | 02h |
| Port P3 direction | P3DIR | 04h |
| Port P3 pulling enable | P3REN | 06h |
| Port P3 selection 0 | P3SEL0 | 0Ah |
| Port P3 selection 1 | P3SEL1 | 0Ch |
| Port P3 interrupt vector word | P3IV | 0Eh |
| Port P3 complement selection | P3SELC | 16h |
| Port P3 interrupt edge select | P3IES | 18h |
| Port P3 interrupt enable | P3IE | 1Ah |
| Port P3 interrupt flag | P3IFG | 1Ch |
| Port P4 input | P4IN | 01h |
| Port P4 output | P4OUT | 03h |
| Port P4 direction | P4DIR | 05h |
| Port P4 pulling enable | P4REN | 07h |
| Port P4 selection 0 | P4SEL0 | 0Bh |
| Port P4 selection 1 | P4SEL1 | 0Dh |
| Port P4 interrupt vector word | P4IV | 1Eh |
| Port P4 complement selection | P4SELC | 17h |
| Port P4 interrupt edge select | P4IES | 19h |
| Port P4 interrupt enable | P4IE | 1Bh |
| Port P4 interrupt flag | P4IFG | 1Dh |

Table 6-43. Port P5, P6 Registers (Base Address: 0240h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|------------------------------|---------|--------|
| Port P5 input | P5IN | 00h |
| Port P5 output | P5OUT | 02h |
| Port P5 direction | P5DIR | 04h |
| Port P5 pulling enable | P5REN | 06h |
| Port P5 selection 0 | P5SEL0 | 0Ah |
| Port P5 selection 1 | P5SEL1 | 0Ch |
| Port P5 complement selection | P5SELC | 16h |
| Port P6 input | P6IN | 01h |
| Port P6 output | P6OUT | 03h |
| Port P6 direction | P6DIR | 05h |
| Port P6 pulling enable | P6REN | 07h |
| Port P6 selection 0 | P6SEL0 | 0Bh |
| Port P6 selection 1 | P6SEL1 | 0Dh |
| Port P6 complement selection | P6SELC | 17h |

Table 6-44. RTC Registers (Base Address: 0300h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|----------------------|---------|--------|
| RTC control | RTCCTL | 00h |
| RTC interrupt vector | RTCIV | 04h |
| RTC modulo | RTCMOD | 08h |
| RTC counter | RTCCNT | 0Ch |

Table 6-45. Timer0_B3 Registers (Base Address: 0380h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|---------------------------|----------|--------|
| TB0 control | TB0CTL | 00h |
| Capture/compare control 0 | TB0CCTL0 | 02h |
| Capture/compare control 1 | TB0CCTL1 | 04h |
| Capture/compare control 2 | TB0CCTL2 | 06h |
| TB0 counter | TB0R | 10h |
| Capture/compare 0 | TB0CCR0 | 12h |
| Capture/compare 1 | TB0CCR1 | 14h |
| Capture/compare 2 | TB0CCR2 | 16h |
| TB0 expansion 0 | TB0EX0 | 20h |
| TB0 interrupt vector | TB0IV | 2Eh |

Table 6-46. Timer1_B3 Registers (Base Address: 03C0h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|---------------------------|----------|--------|
| TB1 control | TB1CTL | 00h |
| Capture/compare control 0 | TB1CCTL0 | 02h |
| Capture/compare control 1 | TB1CCTL1 | 04h |
| Capture/compare control 2 | TB1CCTL2 | 06h |
| TB1 counter | TB1R | 10h |
| Capture/compare 0 | TB1CCR0 | 12h |
| Capture/compare 1 | TB1CCR1 | 14h |
| Capture/compare 2 | TB1CCR2 | 16h |
| TB1 expansion 0 | TB1EX0 | 20h |
| TB1 interrupt vector | TB1IV | 2Eh |

Table 6-47. Timer2_B3 Registers (Base Address: 0400h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|---------------------------|----------|--------|
| TB2 control | TB2CTL | 00h |
| Capture/compare control 0 | TB2CCTL0 | 02h |
| Capture/compare control 1 | TB2CCTL1 | 04h |
| Capture/compare control 2 | TB2CCTL2 | 06h |
| TB2 counter | TB2R | 10h |
| Capture/compare 0 | TB2CCR0 | 12h |
| Capture/compare 1 | TB2CCR1 | 14h |
| Capture/compare 2 | TB2CCR2 | 16h |
| TB2 expansion 0 | TB2EX0 | 20h |
| TB2 interrupt vector | TB2IV | 2Eh |

Table 6-48. Timer3_B7 Registers (Base Address: 0440h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|---------------------------|----------|--------|
| TB3 control | TB3CTL | 00h |
| Capture/compare control 0 | TB3CCTL0 | 02h |
| Capture/compare control 1 | TB3CCTL1 | 04h |
| Capture/compare control 2 | TB3CCTL2 | 06h |
| Capture/compare control 3 | TB3CCTL3 | 08h |
| Capture/compare control 4 | TB3CCTL4 | 0Ah |
| Capture/compare control 5 | TB3CCTL5 | 0Ch |
| Capture/compare control 6 | TB3CCTL6 | 0Eh |
| TB3 counter | TB3R | 10h |
| Capture/compare 0 | TB3CCR0 | 12h |
| Capture/compare 1 | TB3CCR1 | 14h |
| Capture/compare 2 | TB3CCR2 | 16h |
| Capture/compare 3 | TB3CCR3 | 18h |
| Capture/compare 4 | TB3CCR4 | 1Ah |
| Capture/compare 5 | TB3CCR5 | 1Ch |
| Capture/compare 6 | TB3CCR6 | 1Eh |
| TB3 expansion 0 | TB3EX0 | 20h |
| TB3 interrupt vector | TB3IV | 2Eh |

Table 6-49. MPY32 Registers (Base Address: 04C0h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|---|-----------|--------|
| 16-bit operand 1 – multiply | MPY | 00h |
| 16-bit operand 1 – signed multiply | MPYS | 02h |
| 16-bit operand 1 – multiply accumulate | MAC | 04h |
| 16-bit operand 1 – signed multiply accumulate | MACS | 06h |
| 16-bit operand 2 | OP2 | 08h |
| 16 × 16 result low word | RESLO | 0Ah |
| 16 × 16 result high word | RESHI | 0Ch |
| 16 × 16 sum extension | SUMEXT | 0Eh |
| 32-bit operand 1 – multiply low word | MPY32L | 10h |
| 32-bit operand 1 – multiply high word | MPY32H | 12h |
| 32-bit operand 1 – signed multiply low word | MPYS32L | 14h |
| 32-bit operand 1 – signed multiply high word | MPYS32H | 16h |
| 32-bit operand 1 – multiply accumulate low word | MAC32L | 18h |
| 32-bit operand 1 – multiply accumulate high word | MAC32H | 1Ah |
| 32-bit operand 1 – signed multiply accumulate low word | MACS32L | 1Ch |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H | 1Eh |
| 32-bit operand 2 – low word | OP2L | 20h |
| 32-bit operand 2 – high word | OP2H | 22h |
| 32 × 32 result 0 – least significant word | RES0 | 24h |
| 32 × 32 result 1 | RES1 | 26h |
| 32 × 32 result 2 | RES2 | 28h |
| 32 × 32 result 3 – most significant word | RES3 | 2Ah |
| MPY32 control 0 | MPY32CTL0 | 2Ch |

Table 6-50. eUSCI_A0 Registers (Base Address: 0500h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-------------------------------|-------------|--------|
| eUSCI_A control word 0 | UCA0CTLW0 | 00h |
| eUSCI_A control word 1 | UCA0CTLW1 | 02h |
| eUSCI_A control rate 0 | UCA0BR0 | 06h |
| eUSCI_A control rate 1 | UCA0BR1 | 07h |
| eUSCI_A modulation control | UCA0MCTLW | 08h |
| eUSCI_A status | UCA0STAT | 0Ah |
| eUSCI_A receive buffer | UCA0RXBUF | 0Ch |
| eUSCI_A transmit buffer | UCA0TXBUF | 0Eh |
| eUSCI_A LIN control | UCA0ABCTL | 10h |
| eUSCI_A IrDA transmit control | IUCA0IRTCTL | 12h |
| eUSCI_A IrDA receive control | IUCA0IRRCTL | 13h |
| eUSCI_A interrupt enable | UCA0IE | 1Ah |
| eUSCI_A interrupt flags | UCA0IFG | 1Ch |
| eUSCI_A interrupt vector word | UCA0IV | 1Eh |

Table 6-51. eUSCI_B0 Registers (Base Address: 0540h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|--------------------------------|-------------|--------|
| eUSCI_B control word 0 | UCB0CTLW0 | 00h |
| eUSCI_B control word 1 | UCB0CTLW1 | 02h |
| eUSCI_B bit rate 0 | UCB0BR0 | 06h |
| eUSCI_B bit rate 1 | UCB0BR1 | 07h |
| eUSCI_B status word | UCB0STATW | 08h |
| eUSCI_B byte counter threshold | UCB0TBCNT | 0Ah |
| eUSCI_B receive buffer | UCB0RXBUF | 0Ch |
| eUSCI_B transmit buffer | UCB0TXBUF | 0Eh |
| eUSCI_B I2C own address 0 | UCB0I2COA0 | 14h |
| eUSCI_B I2C own address 1 | UCB0I2COA1 | 16h |
| eUSCI_B I2C own address 2 | UCB0I2COA2 | 18h |
| eUSCI_B I2C own address 3 | UCB0I2COA3 | 1Ah |
| eUSCI_B receive address | UCB0ADDRX | 1Ch |
| eUSCI_B address mask | UCB0ADDMASK | 1Eh |
| eUSCI_B I2C slave address | UCB0I2CSA | 20h |
| eUSCI_B interrupt enable | UCB0IE | 2Ah |
| eUSCI_B interrupt flags | UCB0IFG | 2Ch |
| eUSCI_B interrupt vector word | UCB0IV | 2Eh |

Table 6-52. eUSCI_A1 Registers (Base Address: 0580h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-------------------------------|-------------|--------|
| eUSCI_A control word 0 | UCA1CTLW0 | 00h |
| eUSCI_A control word 1 | UCA1CTLW1 | 02h |
| eUSCI_A control rate 0 | UCA1BR0 | 06h |
| eUSCI_A control rate 1 | UCA1BR1 | 07h |
| eUSCI_A modulation control | UCA1MCTLW | 08h |
| eUSCI_A status | UCA1STAT | 0Ah |
| eUSCI_A receive buffer | UCA1RXBUF | 0Ch |
| eUSCI_A transmit buffer | UCA1TXBUF | 0Eh |
| eUSCI_A LIN control | UCA1ABCTL | 10h |
| eUSCI_A IrDA transmit control | IUCA1IRTCTL | 12h |
| eUSCI_A IrDA receive control | IUCA1IRRCTL | 13h |
| eUSCI_A interrupt enable | UCA1IE | 1Ah |
| eUSCI_A interrupt flags | UCA1IFG | 1Ch |
| eUSCI_A interrupt vector word | UCA1IV | 1Eh |

Table 6-53. eUSCI_B1 Registers (Base Address: 05C0h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|--------------------------------|-------------|--------|
| eUSCI_B control word 0 | UCB1CTLW0 | 00h |
| eUSCI_B control word 1 | UCB1CTLW1 | 02h |
| eUSCI_B bit rate 0 | UCB1BR0 | 06h |
| eUSCI_B bit rate 1 | UCB1BR1 | 07h |
| eUSCI_B status word | UCB1STATW | 08h |
| eUSCI_B byte counter threshold | UCB1TBCNT | 0Ah |
| eUSCI_B receive buffer | UCB1RXBUF | 0Ch |
| eUSCI_B transmit buffer | UCB1TXBUF | 0Eh |
| eUSCI_B I2C own address 0 | UCB1I2COA0 | 14h |
| eUSCI_B I2C own address 1 | UCB1I2COA1 | 16h |
| eUSCI_B I2C own address 2 | UCB1I2COA2 | 18h |
| eUSCI_B I2C own address 3 | UCB1I2COA3 | 1Ah |
| eUSCI_B receive address | UCB1ADDRX | 1Ch |
| eUSCI_B address mask | UCB1ADDMASK | 1Eh |
| eUSCI_B I2C slave address | UCB1I2CSA | 20h |
| eUSCI_B interrupt enable | UCB1IE | 2Ah |
| eUSCI_B interrupt flags | UCB1IFG | 2Ch |
| eUSCI_B interrupt vector word | UCB1IV | 2Eh |

Table 6-54. Backup Memory Registers (Base Address: 0660h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|----------------------|----------|--------|
| Backup memory 0 | BAKMEM0 | 00h |
| Backup memory 1 | BAKMEM1 | 02h |
| Backup memory 2 | BAKMEM2 | 04h |
| Backup memory 3 | BAKMEM3 | 06h |
| Backup memory 4 | BAKMEM4 | 08h |
| Backup memory 5 | BAKMEM5 | 0Ah |
| Backup memory 6 | BAKMEM6 | 0Ch |
| Backup memory 7 | BAKMEM7 | 0Eh |
| Backup memory 8 | BAKMEM8 | 10h |
| Backup memory 9 | BAKMEM9 | 12h |
| Backup memory 10 | BAKMEM10 | 14h |
| Backup memory 11 | BAKMEM11 | 16h |
| Backup memory 12 | BAKMEM12 | 18h |
| Backup memory 13 | BAKMEM13 | 1Ah |
| Backup memory 14 | BAKMEM14 | 1Ch |
| Backup memory 15 | BAKMEM15 | 1Eh |

Table 6-55. ICC Registers (Base Address: 06C0h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-------------------------------|----------|--------|
| ICC status and control | ICCS | 00h |
| ICC mask virtual stack | ICCMVS | 02h |
| ICC interrupt level setting 0 | ICCILSR0 | 04h |
| ICC interrupt level setting 1 | ICCILSR1 | 06h |
| ICC interrupt level setting 2 | ICCILSR2 | 08h |
| ICC interrupt level setting 3 | ICCILSR3 | 0Ah |

Table 6-56. ADC Registers (Base Address: 0700h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|--------------------------------------|----------|--------|
| ADC control 0 | ADCCTL0 | 00h |
| ADC control 1 | ADCCTL1 | 02h |
| ADC control 2 | ADCCTL2 | 04h |
| ADC window comparator low threshold | ADCLO | 06h |
| ADC window comparator high threshold | ADCHI | 08h |
| ADC memory control 0 | ADCMCTL0 | 0Ah |
| ADC conversion memory | ADCMEM0 | 12h |
| ADC interrupt enable | ADCIE | 1Ah |
| ADC interrupt flags | ADCIFG | 1Ch |
| ADC interrupt vector word | ADCIV | 1Eh |

Table 6-57. eCOMP0 Registers (Base Address: 08E0h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|---------------------------------|------------|--------|
| Comparator control 0 | CP0CTL0 | 00h |
| Comparator control 1 | CP0CTL1 | 02h |
| Comparator interrupt | CP0INT | 06h |
| Comparator interrupt vector | CP0IV | 08h |
| Comparator built-in DAC control | CP0DACCTL | 10h |
| Comparator built-in DAC data | CP0DACDATA | 12h |

Table 6-58. eCOMP1 Registers (Base Address: 0900h)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|---------------------------------|------------|--------|
| Comparator control 0 | CP1CTL0 | 00h |
| Comparator control 1 | CP1CTL1 | 02h |
| Comparator interrupt | CP1INT | 06h |
| Comparator interrupt vector | CP1IV | 08h |
| Comparator built-in DAC control | CP1DACCTL | 10h |
| Comparator built-in DAC data | CP1DACDATA | 12h |

Table 6-59. SAC0 Registers (Base Address: 0C80h, MSP430FR235x Devices Only)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-----------------------|------------|--------|
| SAC0 OA control | SAC0OA | 00h |
| SAC0 PGA control | SAC0PGA | 02h |
| SAC0 DAC control | SAC0DAC | 04h |
| SAC0 DAC data | SAC0DAT | 06h |
| SAC0 DAC status | SAC0DATSTS | 08h |
| SAC0 interrupt vector | SAC0IV | 0Ah |

Table 6-60. SAC1 Registers (Base Address: 0C90h, MSP430FR235x Devices Only)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-----------------------|------------|--------|
| SAC1 OA control | SAC1OA | 00h |
| SAC1 PGA control | SAC1PGA | 02h |
| SAC1 DAC control | SAC1DAC | 04h |
| SAC1 DAC data | SAC1DAT | 06h |
| SAC1 DAC status | SAC1DATSTS | 08h |
| SAC1 interrupt vector | SAC1IV | 0Ah |

Table 6-61. SAC2 Registers (Base Address: 0CA0h, MSP430FR235x Devices Only)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-----------------------|------------|--------|
| SAC2 OA control | SAC2OA | 00h |
| SAC2 PGA control | SAC2PGA | 02h |
| SAC2 DAC control | SAC2DAC | 04h |
| SAC2 DAC data | SAC2DAT | 06h |
| SAC2 DAC status | SAC2DATSTS | 08h |
| SAC2 interrupt vector | SAC2IV | 0Ah |

Table 6-62. SAC3 Registers (Base Address: 0CB0h, MSP430FR235x Devices Only)

| REGISTER DESCRIPTION | ACRONYM | OFFSET |
|-----------------------|------------|--------|
| SAC3 OA control | SAC3OA | 00h |
| SAC3 PGA control | SAC3PGA | 02h |
| SAC3 DAC control | SAC3DAC | 04h |
| SAC3 DAC data | SAC3DAT | 06h |
| SAC3 DAC status | SAC3DATSTS | 08h |
| SAC3 interrupt vector | SAC3IV | 0Ah |

6.11 Input/Output Diagrams

6.11.1 Port P1 Input/Output With Schmitt Trigger

Figure 6-4 shows the port diagram. Table 6-63 summarizes the selection of the port function.




Figure 6-4. Port P1 Input/Output With Schmitt Trigger

Table 6-63. Port P1 Pin Functions

| PIN NAME (P1.x) | x | FUNCTION | CONTROL BITS AND SIGNALS ⁽¹⁾ | | |
|---|---|-----------------------------------|---|--------|----------|
| | | | P1DIR.x | P1SELx | JTAG |
| P1.0/UCB0STE/SMCLK/ COMP0.0/A0/Veref+ | 0 | P1.0 (I/O) | I: 0; O: 1 | 00 | N/A |
| | | UCB0STE | X | 01 | N/A |
| | | SMCLK | 1 | 10 | N/A |
| | | VSS | 0 | | |
| | | COMP0.0, A0/Veref+ | X | 11 | N/A |
| P1.1/UCB0CLK/ACLK/ OA0O/COMP0.1/A1 | 1 | P1.1 (I/O) | I: 0; O: 1 | 0 | N/A |
| | | UCB0CLK | X | 01 | N/A |
| | | ACLK | 1 | 10 | N/A |
| | | VSS | 0 | | |
| | | OA0O ⁽²⁾ , COMP0.1, A1 | X | 11 | N/A |
| P1.2/UCB0SIMO/ UCB0SDA/TB0TRG/ OA0-/A2/Veref- | 2 | P1.2 (I/O) | I: 0; O: 1 | 00 | N/A |
| | | UCB0SIMO/UCB0SDA | X | 01 | N/A |
| | | TB0TRG | 0 | 10 | N/A |
| | | OA0- ⁽²⁾ , A2/Veref- | X | 11 | N/A |
| P1.3/UCB0SOMI/ UCB0SCL/OA0+/A3 | 3 | P1.3 (I/O) | I: 0; O: 1 | 00 | N/A |
| | | UCB0SOMI/UCB0SCL | X | 01 | N/A |
| | | OA0+ ⁽²⁾ , A3 | X | 11 | N/A |
| P1.4/UCA0STE/TCK/A4 | 4 | P1.4 (I/O) | I: 0; O: 1 | 00 | Disabled |
| | | UCA0STE | X | 01 | Disabled |
| | | A4 | X | 11 | Disabled |
| | | JTAG TCK | X | X | TCK |
| P1.5/UCA0CLK/TMS/ OA1O/A5 | 5 | P1.5 (I/O) | I: 0; O: 1 | 00 | Disabled |
| | | UCA0CLK | X | 01 | Disabled |
| | | OA1O ⁽²⁾ , A5 | X | 11 | Disabled |
| | | JTAG TMS | X | X | TMS |
| P1.6/UCA0RXD/ UCA0SOMI/TB0.1/TDI/ TCLK/OA1-/A6 | 6 | P1.6 (I/O) | I: 0; O: 1 | 00 | Disabled |
| | | UCA0RXD/UCA0SOMI | X | 01 | Disabled |
| | | TB0.CCI1A | 0 | 10 | Disabled |
| | | TB0.1 | 1 | | |
| | | OA1- ⁽²⁾ , A6 | X | 11 | Disabled |
| | | JTAG TDI/TCLK | X | X | TDI/TCLK |
| P1.7/UCA0TXD/ UCA0SIMO/TB0.2/TDO/ OA1+/A7/VREF+ | 7 | P1.7 (I/O) | I: 0; O: 1 | 00 | Disabled |
| | | UCA0TXD/UCA0SIMO | X | 01 | Disabled |
| | | TB0.CCI2A | 0 | 10 | Disabled |
| | | TB0.2 | 1 | | |
| | | OA1+ ⁽²⁾ , A7, VREF+ | X | 11 | Disabled |
| | | JTAG TDO | X | X | TDO |

(1) X = don't care

(2) MSP430FR235x devices only

6.11.2 Port P2 Input/Output With Schmitt Trigger

Figure 6-5 shows the port diagram. Table 6-64 summarizes the selection of the port function.




Figure 6-5. Port P2 Input/Output With Schmitt Trigger

Table 6-64. Port P2 Pin Functions

| PIN NAME (P2.x) | x | FUNCTION | CONTROL BITS AND SIGNALS ⁽¹⁾ | |
|---------------------|---|-------------|---|--------|
| | | | P2DIR.x | P2SELx |
| P2.0/TB1.1/COMP0.O | 0 | P2.0 (I/O) | I: 0; O: 1 | 00 |
| | | TB1.CCI1A | 0 | 01 |
| | | TB1.1 | 1 | |
| | | COMP0.O | 1 | 10 |
| P2.1/TB1.2 | 1 | P2.1 (I/O)0 | I: 0; O: 1 | 00 |
| | | TB1.CCI2A | 0 | 01 |
| | | TB1.2 | 1 | |
| | | COMP1.O | 1 | 10 |
| P2.2/TB1CLK | 2 | P2.2 (I/O) | I: 0; O: 1 | 00 |
| | | TB1CLK | 0 | 01 |
| P2.3/UCB0CLK/TB1TRG | 3 | P2.3 (I/O) | I: 0; O: 1 | 00 |
| | | TB1TRG | 0 | 01 |
| | | VSS | 1 | |
| P2.4/COMP1.1 | 4 | P2.4 (I/O) | I: 0; O: 1 | 00 |
| | | COMP1.1 | X | 11 |
| P2.5/COMP1.0 | 5 | P2.5 (I/O) | I: 0; O: 1 | 00 |
| | | COMP1.0 | X | 11 |
| P2.6/MCLK/XOUT | 6 | P2.6 (I/O) | I: 0; O: 1 | 00 |
| | | MCLK | 1 | 01 |
| | | VSS | 0 | |
| | | XOUT | X | 10 |
| P2.7/TB0CLK/XIN | 7 | P2.7 (I/O) | I: 0; O: 1 | 00 |
| | | TB0CLK | 0 | 01 |
| | | VSS | 1 | |
| | | XIN | X | 10 |

(1) X = don't care

6.11.3 Port P3 Input/Output With Schmitt Trigger

Figure 6-6 shows the port diagram. Table 6-65 summarizes the selection of the port function.




Figure 6-6. Port P3 Input/Output With Schmitt Trigger

Table 6-65. Port P3 Pin Functions

| PIN NAME (P3.x) | x | FUNCTION | CONTROL BITS AND SIGNALS ⁽¹⁾ | |
|-----------------|---|---------------------|---|--------|
| | | | P3DIR.x | P3SELx |
| P3.0/MCLK | 0 | P3.0 (I/O) | I: 0; O: 1 | 00 |
| | | MCLK | 1 | 01 |
| | | VSS | 0 | |
| P3.1/OA2O | 1 | P3.1 (I/O) | I: 0; O: 1 | 00 |
| | | OA2O ⁽²⁾ | X | 11 |
| P3.2/OA2- | 2 | P3.2 (I/O) | I: 0; O: 1 | 00 |
| | | OA2- ⁽²⁾ | X | 11 |
| P3.3/OA2+ | 3 | P3.3 (I/O) | I: 0; O: 1 | 00 |
| | | OA2+ ⁽²⁾ | X | 11 |
| P3.4/SMCLK | 4 | P3.4 (I/O) | I: 0; O: 1 | 00 |
| | | SMCLK | 1 | 01 |
| | | VSS | 0 | |
| P3.5/OA3O | 5 | P3.5 (I/O) | I: 0; O: 1 | 00 |
| | | OA3O ⁽²⁾ | X | 11 |
| P3.6/OA3- | 6 | P3.6 (I/O) | I: 0; O: 1 | 00 |
| | | OA3- ⁽²⁾ | X | 11 |
| P3.7/OA3+ | 7 | P3.7 (I/O) | I: 0; O: 1 | 00 |
| | | OA3+ ⁽²⁾ | X | 11 |

(1) X = don't care

(2) MSP430FR235x devices only

6.11.4 Port P4 Input/Output With Schmitt Trigger

Figure 6-7 shows the port diagram. Table 6-66 summarizes the selection of the port function.




Figure 6-7. Port P4 Input/Output With Schmitt Trigger

Table 6-66. Port P4 Pin Functions

| PIN NAME (P4.x) | x | FUNCTION | CONTROL BITS AND SIGNALS ⁽¹⁾ | |
|-----------------------------------|---|--------------------------|---|--------|
| | | | P4DIR.x | P4SELx |
| P4.0/UCA1STE | 0 | P4.0 (I/O) | I: 0; O: 1 | 00 |
| | | UCA1STE | X | 01 |
| | | UCA1RXD, TB3.CCI2B | 0 | 10 |
| | | UCA1TXD logic-AND TB3.2B | 1 | |
| P4.1/UCA1CLK | 1 | P4.1 (I/O) | I: 0; O: 1 | 00 |
| | | UCA1CLK | X | 01 |
| P4.2/UCA1RXD/ UCA1SOMI/UCA1TXD | 2 | P4.2 (I/O) | I: 0; O: 1 | 00 |
| | | UCA1RXD/UCA1SOMI | X | 01 |
| | | UCA1TXD | X | 10 |
| P4.3/UCA1TXD/ UCA1SIMO/UCA1TXD | 3 | P4.3 (I/O) | I: 0; O: 1 | 00 |
| | | UCA1TXD/UCA1SIMO | X | 01 |
| | | UCA1TXD | X | 10 |
| P4.4/UCB1STE | 4 | P4.4 (I/O) | I: 0; O: 1 | 00 |
| | | UCB1STE | X | 01 |
| P4.5/UCB1CLK | 5 | P4.5 (I/O) | I: 0; O: 1 | 00 |
| | | UCB1CLK | X | 01 |
| P4.6/UCB1SIMO/UCB1SDA | 6 | P4.6 (I/O) | I: 0; O: 1 | 00 |
| | | UCB1SIMO/UCB1SDA | X | 01 |
| P4.7/UCB1SOMI/UCB1SCL | 7 | P4.7 (I/O) | I: 0; O: 1 | 00 |
| | | UCB1SOMI/UCB1SCL | X | 01 |

(1) X = don't care

6.11.5 Port P5 Input/Output With Schmitt Trigger

Figure 6-8 shows the port diagram. Table 6-67 summarizes the selection of the port function.




Figure 6-8. Port P5 Input/Output With Schmitt Trigger

Table 6-67. Port P5 Pin Functions

| PIN NAME (P5.x) | x | FUNCTION | CONTROL BITS AND SIGNALS ⁽¹⁾ | |
|----------------------|---|------------|---|--------|
| | | | P5DIR.x | P5SELx |
| P5.0/TB2.1/MFM.RX/A8 | 0 | P5.0 (I/O) | I: 0; O: 1 | 00 |
| | | TB2.CCI1A | I | 01 |
| | | TB2.1 | O | |
| | | MFM.RX | X | 10 |
| | | A8 | X | 11 |
| P5.1/TB2.2/MFM.TX/A9 | 1 | P5.1 (I/O) | I: 0; O: 1 | 00 |
| | | TB2.CCI2A | I | 01 |
| | | TB2.2 | O | |
| | | MFM.TX | X | 10 |
| | | A9 | X | 11 |
| P5.2/TB2CLK/A10 | 2 | P5.2 (I/O) | I: 0; O: 1 | 00 |
| | | TB2CLK | I | 01 |
| | | VSS | O | |
| | | A10 | X | 11 |
| P5.3/TB2TRG/A11 | 3 | P5.3 (I/O) | I: 0; O: 1 | 00 |
| | | TB2TRG | I | 01 |
| | | VSS | O | |
| | | A11 | X | 11 |
| P5.4 | 4 | P5.4 (I/O) | I: 0; O: 1 | 00 |

(1) X = don't care

6.11.6 Port P6 Input/Output With Schmitt Trigger

Figure 6-9 shows the port diagram. Table 6-68 summarizes the selection of the port function.




Figure 6-9. Port P6 Input/Output With Schmitt Trigger

Table 6-68. Port P6 Pin Functions

| PIN NAME (P6.x) | x | FUNCTION | CONTROL BITS AND SIGNALS ⁽¹⁾ | |
|-----------------|---|------------|---|--------|
| | | | P6DIR.x | P6SELx |
| P6.0/TB3.1 | 0 | P6.0 (I/O) | I: 0; O: 1 | 00 |
| | | TB3.CCI1A | 0 | 01 |
| | | TB3.1 | 1 | |
| P6.1/TB3.2 | 1 | P6.1 (I/O) | I: 0; O: 1 | 00 |
| | | TB3.CCI2A | 0 | 01 |
| | | TB3.2 | 1 | |
| P6.2/TB3.3 | 2 | P6.2 (I/O) | I: 0; O: 1 | 00 |
| | | TB3.CCI3A | 0 | 01 |
| | | TB3.3 | 1 | |
| P6.3/TB3.4 | 3 | P6.3 (I/O) | I: 0; O: 1 | 00 |
| | | TB3.CCI4A | 0 | 01 |
| | | TB3.4 | 1 | |
| P6.4/TB3.5 | 4 | P6.4 (I/O) | I: 0; O: 1 | 00 |
| | | TB3.CCI5A | 0 | 01 |
| | | TB3.5 | 1 | |
| P6.5/TB3.6 | 5 | P6.5 (I/O) | I: 0; O: 1 | 00 |
| | | TB3.CCI6A | 0 | 01 |
| | | TB3.6 | 1 | |
| P6.6/TB3CLK | 6 | P6.6 (I/O) | I: 0; O: 1 | 00 |
| | | TB3CLK | 0 | 01 |
| | | VSS | 1 | |

(1) X = don't care

6.12 Device Descriptors (TLV)

Table 6-69 lists the Device IDs. Table 6-70 lists the contents of the device descriptor tag-length-value (TLV) structure.

Table 6-69. Device IDs

| DEVICE | DEVICE ID | |
|--------------|-----------|-------|
| | 1A04h | 1A05h |
| MSP430FR2355 | 0C | 83 |
| MSP430FR2353 | 0D | 83 |
| MSP430FR2155 | 1E | 83 |
| MSP430FR2153 | 1D | 83 |

Table 6-70. Device Descriptors

| DESCRIPTION | | ADDRESS | VALUE |
|-------------------|--------------------------|---------|--------------------|
| Information block | Info length | 1A00h | 06h |
| | CRC length | 1A01h | 06h |
| | CRC value ⁽¹⁾ | 1A02h | Per unit |
| | | 1A03h | Per unit |
| | Device ID | 1A04h | See ⁽²⁾ |
| | | 1A05h | |
| | Hardware revision | 1A06h | Per unit |
| | Firmware revision | 1A07h | Per unit |
| Die record | Die record tag | 1A08h | 08h |
| | Die record length | 1A09h | 0Ah |
| | Lot wafer ID | 1A0Ah | Per unit |
| | | 1A0Bh | Per unit |
| | | 1A0Ch | Per unit |
| | | 1A0Dh | Per unit |
| | Die X position | 1A0Eh | Per unit |
| | | 1A0Fh | Per unit |
| | Die Y position | 1A10h | Per unit |
| | | 1A11h | Per unit |
| | Test result | 1A12h | Per unit |
| | | 1A13h | Per unit |

(1) CRC value covers the checksum from 0x1A04h to 0x1AF7h by applying CRC-CCITT-16 polynomial of $x^{16} + x^{12} + x^5 + 1$

(2) MSP430FR235x devices only

Table 6-70. Device Descriptors (continued)

| | DESCRIPTION | ADDRESS | VALUE |
|-------------------------------|--|---------|----------|
| ADC calibration | ADC calibration tag | 1A14h | 11h |
| | ADC calibration length | 1A15h | 10h |
| | ADC gain factor | 1A16h | Per unit |
| | | 1A17h | Per unit |
| | ADC offset | 1A18h | Per unit |
| | | 1A19h | Per unit |
| | ADC internal shared 1.5-V reference, temperature 30°C | 1A1Ah | Per unit |
| | | 1A1Bh | Per unit |
| | ADC internal shared 1.5-V reference, high temperature ⁽³⁾ | 1A1Ch | Per unit |
| | | 1A1Dh | Per unit |
| | ADC internal shared 2.0-V reference, temperature 30°C | 1A1Eh | Per unit |
| | | 1A1Fh | Per unit |
| | ADC internal shared 2.0-V reference, high temperature ⁽³⁾ | 1A20h | Per unit |
| | | 1A21h | Per unit |
| | ADC internal shared 2.5-V reference, temperature 30°C | 1A22h | Per unit |
| | | 1A23h | Per unit |
| Reference and DCO calibration | ADC internal shared 2.5-V reference, high temperature ⁽³⁾ | 1A24h | Per unit |
| | | 1A25h | Per unit |
| | Calibration tag | 1A26h | 12h |
| | Calibration length | 1A27h | 0Ah |
| | Internal shared 1.5-V reference factor | 1A28h | Per unit |
| | | 1A29h | Per unit |
| | Internal shared 2.0-V reference factor | 1A2Ah | Per unit |
| | | 1A2Bh | Per unit |
| | Internal shared 2.5-V reference factor | 1A2Ch | Per unit |
| | | 1A2Dh | Per unit |
| | DCO tap settings for 16 MHz, temperature 30°C | 1A2Eh | Per unit |
| | | 1A2Fh | Per unit |
| | DCO tap settings for 24 MHz, temperature 30°C ⁽⁴⁾ | 1A30h | Per unit |
| | | 1A31h | Per unit |

(3) The calibration value is device dependent at 105°C.

(4) This value can be directly loaded into the DCO bits in the CSCTL0 register to get an accurate 24-MHz frequency at room temperature, especially when MCU exits from LPM3 and below. TI also suggests to use a predivider to decrease the frequency if the temperature drift might result an overshoot faster than 24 MHz.

6.13 Identification

6.13.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see [Section 8.4](#).

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in [Section 6.12](#).

6.13.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see [Section 8.4](#).

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in [Section 6.12](#).

6.13.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the [MSP430 Programming With the JTAG Interface](#).

7 Applications, Implementation, and Layout

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their implementation to confirm system functionality.

7.1 Device Connection and Layout Fundamentals

This section discusses the recommended guidelines when designing with the MSP430 MCU. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

7.1.1 Power Supply Decoupling and Bulk Capacitors

It is recommended to connect a combination of a 10- μ F plus a 100-nF low-ESR ceramic decoupling capacitor to the DVCC pin. Higher-value capacitors can be used but can impact supply rail ramp-up time. Place the decoupling capacitors as close as possible to the pins that they decouple (within a few millimeters).




Figure 7-1. Power Supply Decoupling

7.1.2 External Oscillator

Depending on the device variant (see [Section 3](#)), the device can support a low-frequency crystal (32 kHz) on the LFXT pins, a high-frequency crystal on the HFXT pins, or both. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the associated LFXOUT and HFXOUT pins can be used for other purposes. If they are left unused, they must be terminated according to [Section 4.6](#).

[Figure 7-2](#) shows a typical connection diagram.




Figure 7-2. Typical Crystal Connection


See [MSP430 32-kHz Crystal Oscillators](#) for more information on selecting, testing, and designing a crystal oscillator with MSP430 MCUs.

7.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. [Figure 7-3](#) shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. [Figure 7-4](#) shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).

The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply V_{CC} to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a V_{CC} sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The V_{CC} -sense feature senses the local V_{CC} present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. [Figure 7-3](#) and [Figure 7-4](#) show a jumper block that supports both scenarios of supplying V_{CC} to the target board. If this flexibility is not required, the desired V_{CC} connections can be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.


For additional design information regarding the JTAG interface, see the [MSP430 hardware tools user's guide](#).



Copyright © 2016, Texas Instruments Incorporated

- If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- The upper limit for C1 is 1.1 nF when using current TI tools.

Figure 7-3. Signal Connections for 4-Wire JTAG Communication



Copyright © 2016, Texas Instruments Incorporated

- Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- The device $\overline{\text{RST}}/\text{NMI}/\text{SBWTIO}$ pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal can affect the ability to establish a connection with the device. The upper limit for C1 is 1.1 nF when using current TI tools.

Figure 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

7.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the special function register (SFR), SFRRPCR.

In reset mode, the $\overline{\text{RST}}/\text{NMI}$ pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting SYSNMI causes the $\overline{\text{RST}}/\text{NMI}$ pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI. When an external NMI event occurs, the NMIIFG is set.

The $\overline{\text{RST}}/\text{NMI}$ pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the $\overline{\text{RST}}/\text{NMI}$ pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-kΩ pullup resistor to the $\overline{\text{RST}}/\text{NMI}$ pin with a 2.2-nF pulldown capacitor. The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

See the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#) for more information on the referenced control registers and bits.

7.1.5 Unused Pins

For details on the connection of unused pins, see [Section 4.6](#).

7.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See [MSP430 32-kHz Crystal Oscillators](#) for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit and ADC signals.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See [MSP430 System-Level ESD Considerations](#) for guidelines.

7.1.7 Do's and Don'ts

During power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in the [Absolute Maximum Ratings](#) section. Exceeding the specified limits can cause malfunction of the device including erroneous writes to RAM and FRAM.

7.2 Peripheral- and Interface-Specific Design Information

7.2.1 ADC Peripheral

7.2.1.1 Partial Schematic




Figure 7-5. ADC Grounding and Noise Considerations

7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. This current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in [Section 7.1.1](#) combined with the connections shown in [Figure 7-5](#) prevent these offset voltages.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. TI recommends a noise-free design using separate analog and digital ground planes with a single-point connection to achieve high accuracy.

[Figure 7-5](#) shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as described in the sections [ADC Pin Enable](#) and [1.2-V Reference Settings](#) of the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10- μ F capacitor buffers the reference pin and filters low-frequency ripple, and the 100-nF bypass capacitor filters high-frequency noise.

7.2.1.3 Layout Guidelines

Components that are shown in the partial schematic (see [Figure 7-5](#)) should be placed as close as possible to the respective device pins to avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

7.3 ROM Libraries

The MSP430FR235x and MSP430FR215x devices in the MSP430FR4xx family have MSP430 Driver Library and FFT Library in ROM.

MSP430 software libraries in ROM are tested to work with both Code Composer Studio and IAR Embedded Workbench toolchains.

- For the ROM image to be compatible between CCS and IAR tool chains, there are certain project properties restrictions. See the [TI.com attribute guide](#) for more details.
- To use DriverLib in ROM, #include "rom_driverlib.h". Header file checks continue to provide helpful hints at build time until the user application adheres to __cc_rom.
- To use FFTLib in ROM, #include "DSPLib.h". FFTLib is a subset of the MSP software library DSPLib.
- For more information, see the MSP430 Driver Library for MSP430FR2xx_4xx ROM README and MSP DSP Library ROM README in MSP430Ware. The library ROM image is located above the 64KB memory address. Application code using ROM must be large code model (20-bit address pointer rather than 16-bit address pointer).

Benefits of ROM library use include:

- Code execution at clock speeds that exceed 8 MHz is faster from ROM than from FRAM, because the code avoids FRAM wait states (except FRAM controller cache hits). Without FRAM wait states, code execution performance is limited by only the processor clock, which is generally faster than other subsystems. Executing code from RAM gives comparable performance, but the available RAM size is typically more limited.
- More nonvolatile storage (FRAM) available in the device is left for application code.

7.4 Typical Applications

[Table 7-1](#) lists TI reference designs that use the MSP430FR235x devices in real-world application scenarios. Consult these designs for additional guidance regarding schematic, layout, and software implementation. For the most up-to-date list of available TI reference designs, visit the [TI reference designs library](#).

Table 7-1. Tools and Reference Designs

| DESIGN NAME | LINK |
|--|----------------------------------|
| 4- to 20-mA Loop-Powered RTD Temperature Transmitter Reference Design With MSP430 Smart Analog Combo | TIDM-01000 |
| MSP430FR2355 LaunchPad development kit | MSP-EXP430FR2355 |

8 Device and Documentation Support

8.1 Getting Started

For more information on the MSP430™ family of devices and the tools and libraries that are available to help with your development, visit the [MSP430 ultra-low-power sensing & measurement MCUs overview](#).

8.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP – Fully qualified production device

XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. [Figure 8-1](#) provides a legend for reading the complete device name.




Figure 8-1. Device Nomenclature

8.3 Tools and Software

See the [Code Composer Studio™ IDE for MSP430™ MCUs User's Guide](#) for details on the available features.

[Table 8-1](#) lists the debug features supported by the MSP430FR235x and MSP430FR215x microcontrollers.

Table 8-1. Hardware Features

| MSP430 ARCHITECTURE | 4-WIRE JTAG | 2-WIRE JTAG | BREAK- POINTS (N) | RANGE BREAK- POINTS | CLOCK CONTROL | STATE SEQUENCER | TRACE BUFFER | LPMx.5 DEBUGGING SUPPORT | EEM VERSION |
|------------------------|----------------|----------------|-------------------------|---------------------------|------------------|--------------------|-----------------|--------------------------------|----------------|
| MSP430Xv2 | Yes | Yes | 3 | Yes | Yes | No | No | No | S |

Design Kits and Evaluation Modules

MSP430FR2355 LaunchPad Development Kit

The MSP-EXP430FR2355 LaunchPad development kit is an easy-to-use evaluation module (EVM) that contains everything needed to start developing on the ultra-low-power MSP430FR215x and MSP430FR235x FRAM microcontroller family, including an onboard debug probe for programming, debugging, and energy measurements.

MSP-TS430PT48 Target Development Board

MSP-TS430PT48 target development board is a 48-pin ZIF socket target board that is used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy-Bi-Wire (2-wire JTAG) protocol.

Software

MSP430Ware™ Software

MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a stand-alone package.

MSP430FR235x and MSP430FR215x Code Examples

C code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.

MSP Driver Library

The abstracted API of MSP Driver Library provides easy-to-use function calls that free you from directly manipulating the bits and bytes of the MSP430 hardware. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.

MSP EnergyTrace™ Technology

EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the energy profile of the application and helps to optimize it for ultra-low-power consumption.

ULP (Ultra-Low Power) Advisor

ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully use the unique ultra-low-power features of MSP430 and MSP432™ microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to help minimize the energy consumption of your application. At build time, ULP Advisor provides notifications and remarks to highlight areas of your code that can be further optimized for lower power.

[FRAM Embedded Software Utilities for MSP Ultra-Low-Power Microcontrollers](#)

The FRAM Utilities is designed to grow as a collection of embedded software utilities that leverage the ultra-low-power and virtually unlimited write endurance of FRAM. The utilities are available for MSP430FRxx FRAM microcontrollers and provide example code to help start application development. Included utilities include Compute Through Power Loss (CTPL). CTPL is utility API set that enables ease of use with LPMx.5 low-power modes and a powerful shutdown mode that allows an application to save and restore critical system components when a power loss is detected.

[IEC60730 Software Package](#)

The IEC60730 MSP430 software package was developed to help customers comply with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use – Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, e-bikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430 MCUs to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.

[Fixed-Point Math library for MSP](#)

The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.

[Floating-Point Math library for MSP430](#)

Continuing to innovate in the low-power and low-cost microcontroller space, TI provides MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating-point math library of scalar functions that are up to 26 times faster than the standard MSP430 math functions. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio IDE and IAR Embedded Workbench IDE.

Development Tools

[Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers](#)

Code Composer Studio (CCS) integrated development environment (IDE) supports all MSP microcontroller devices. CCS comprises a suite of embedded software utilities used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.

[IAR Embedded Workbench® IDE](#)

IAR Embedded Workbench IDE for MSP430 MCUs is a complete C/C++ compiler toolchain for building and debugging embedded applications based on MSP430 microcontrollers. The debugger can be used for source and disassembly code with support for complex code and data breakpoints. It also provides a hardware simulator that allows debugging without a physical target connected.

[Uniflash Standalone Flash Tool](#)

The Uniflash standalone flash tool is used to program on-chip flash memory on TI MCUs. Uniflash has a GUI, command line, and scripting interface. Uniflash is a software tool available by TI Cloud Tools or desktop application download from the TI web page.

[MSP MCU Programmer and Debugger](#)

The MSP-FET is a powerful emulation development tool – often called a debug probe – which lets users quickly begin application development on MSP low-power MCUs. Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging.

MSP-GANG Production Programmer

The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that let the user fully customize the process.

TIREX Resource Explorer (TIRex)

An online portal to examples, libraries, executables, and documentation for your device and development board. TIRex can be accessed directly in Code Composer Studio IDE or in TI Cloud Tools.

TI Cloud Tools

Start development immediately on dev.ti.com. Begin by using the Resource Explorer interface to quickly find all the files you need. Then, edit, build, and debug embedded applications in the cloud, using industry-leading Code Composer Studio Cloud IDE.

GCC - Compiler for MSP

MSP430 and MSP432 GCC open source packages are complete debugger and open source C/C++ compiler toolchains for building and debugging embedded applications based on MSP430 and MSP432 microcontrollers. These free GCC compilers support all MSP430 and MSP432 devices without code size limitations. In addition, these compilers can be used stand-alone from the command-line or within Code Composer Studio v6.0 or later. Get started today whether you are using a Windows®, Linux®, or macOS® environment.

8.4 Documentation Support

The following documents describe the MSP430FR235x and MSP430FR215x microcontrollers.

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (for links to the product folders, see [Section 8.5](#)). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, see the revision history of any revised document.

Errata

[MSP430FR2355 Device erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[MSP430FR2353 Device erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[MSP430FR2155 Device erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[MSP430FR2153 Device erratasheet](#)

Describes the known exceptions to the functional specifications for all silicon revisions of this device.

User's Guides

[MSP430FR4xx and MSP430FR2xx Family User's Guide](#)

Detailed description of all modules and peripherals available in this device family.

[MSP430 FRAM device bootloader \(BSL\) User's Guide](#)

The bootloader (BSL) on MSP430 MCUs lets users communicate with embedded memory in the MSP430 MCU during the prototyping phase, final production, and in service. Both the programmable memory (FRAM memory) and the data memory (RAM) can be modified as required.

MSP430 Programming With the JTAG Interface

This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).

MSP430 Hardware Tools User's Guide

This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

MSP430 32-kHz Crystal oscillators

Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.

MSP430 System-Level ESD Considerations

System-level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses different ESD topics to help board designers and OEMs understand and design robust system-level designs.

8.5 Related Links

[Table 8-2](#) lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 8-2. Related Links

| PARTS | PRODUCT FOLDER | ORDER NOW | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|--------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| MSP430FR2355 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR2353 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR2155 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR2153 | Click here | Click here | Click here | Click here | Click here |

8.6 Trademarks

LaunchPad, MSP430, MSP430Ware, Code Composer Studio, E2E, EnergyTrace, ULP Advisor, MSP432 are trademarks of Texas Instruments.

macOS is a registered trademark of Apple, Inc.

IAR Embedded Workbench is a registered trademark of IAR Systems.

Linux is a registered trademark of Linus Torvalds.

Windows is a registered trademark of Microsoft Corporation.

8.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, see the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430FR2153TDBT | ACTIVE | TSSOP | DBT | 38 | 50 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2153 | Samples |
| MSP430FR2153TDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2153 | Samples |
| MSP430FR2153TPT | ACTIVE | LQFP | PT | 48 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2153 | Samples |
| MSP430FR2153TPTR | ACTIVE | LQFP | PT | 48 | 1000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2153 | Samples |
| MSP430FR2153TRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2153 | Samples |
| MSP430FR2153TRHAT | ACTIVE | VQFN | RHA | 40 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2153 | Samples |
| MSP430FR2153TRSMR | ACTIVE | VQFN | RSM | 32 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2153 | Samples |
| MSP430FR2153TRSMT | ACTIVE | VQFN | RSM | 32 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2153 | Samples |
| MSP430FR2155TDBT | ACTIVE | TSSOP | DBT | 38 | 50 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2155 | Samples |
| MSP430FR2155TDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2155 | Samples |
| MSP430FR2155TPT | ACTIVE | LQFP | PT | 48 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2155 | Samples |
| MSP430FR2155TPTR | ACTIVE | LQFP | PT | 48 | 1000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2155 | Samples |
| MSP430FR2155TRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2155 | Samples |
| MSP430FR2155TRHAT | ACTIVE | VQFN | RHA | 40 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2155 | Samples |
| MSP430FR2155TRSMR | ACTIVE | VQFN | RSM | 32 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2155 | Samples |
| MSP430FR2155TRSMT | ACTIVE | VQFN | RSM | 32 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2155 | Samples |
| MSP430FR2353TDBT | ACTIVE | TSSOP | DBT | 38 | 50 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2353 | Samples |
| MSP430FR2353TDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2353 | Samples |
| MSP430FR2353TPT | ACTIVE | LQFP | PT | 48 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2353 | Samples |
| MSP430FR2353TPTR | ACTIVE | LQFP | PT | 48 | 1000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2353 | Samples |

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430FR2353TRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2353 | Samples |
| MSP430FR2353TRHAT | ACTIVE | VQFN | RHA | 40 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2353 | Samples |
| MSP430FR2353TRSMR | ACTIVE | VQFN | RSM | 32 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2353 | Samples |
| MSP430FR2353TRSMT | ACTIVE | VQFN | RSM | 32 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2353 | Samples |
| MSP430FR2355TDBT | ACTIVE | TSSOP | DBT | 38 | 50 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2355 | Samples |
| MSP430FR2355TDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 430FR2355 | Samples |
| MSP430FR2355TPT | ACTIVE | LQFP | PT | 48 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2355 | Samples |
| MSP430FR2355TPTR | ACTIVE | LQFP | PT | 48 | 1000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | 430FR2355 | Samples |
| MSP430FR2355TRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2355 | Samples |
| MSP430FR2355TRHAT | ACTIVE | VQFN | RHA | 40 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2355 | Samples |
| MSP430FR2355TRSMR | ACTIVE | VQFN | RSM | 32 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2355 | Samples |
| MSP430FR2355TRSMT | ACTIVE | VQFN | RSM | 32 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | FR2355 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430FR2153TDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR2153TRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2153TRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2153TRSMR | VQFN | RSM | 32 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR2153TRSMT | VQFN | RSM | 32 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR2155TDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR2155TPTR | LQFP | PT | 48 | 1000 | 330.0 | 16.4 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |
| MSP430FR2155TRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2155TRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2155TRSMR | VQFN | RSM | 32 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR2155TRSMT | VQFN | RSM | 32 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR2353TDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR2353TPTR | LQFP | PT | 48 | 1000 | 330.0 | 16.4 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |
| MSP430FR2353TRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2353TRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2353TRSMR | VQFN | RSM | 32 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430FR2353TRSMT | VQFN | RSM | 32 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR2355TDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR2355TPTR | LQFP | PT | 48 | 1000 | 330.0 | 16.4 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |
| MSP430FR2355TRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2355TRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR2355TRSMR | VQFN | RSM | 32 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR2355TRSMT | VQFN | RSM | 32 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR2153TDBTR | TSSOP | DBT | 38 | 2000 | 350.0 | 350.0 | 43.0 |
| MSP430FR2153TRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 35.0 |
| MSP430FR2153TRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR2153TRSMR | VQFN | RSM | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR2153TRSMT | VQFN | RSM | 32 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR2155TDBTR | TSSOP | DBT | 38 | 2000 | 350.0 | 350.0 | 43.0 |
| MSP430FR2155TPTR | LQFP | PT | 48 | 1000 | 336.6 | 336.6 | 31.8 |
| MSP430FR2155TRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 35.0 |
| MSP430FR2155TRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR2155TRSMR | VQFN | RSM | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR2155TRSMT | VQFN | RSM | 32 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR2353TDBTR | TSSOP | DBT | 38 | 2000 | 350.0 | 350.0 | 43.0 |
| MSP430FR2353TPTR | LQFP | PT | 48 | 1000 | 336.6 | 336.6 | 31.8 |
| MSP430FR2353TRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 35.0 |
| MSP430FR2353TRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR2353TRSMR | VQFN | RSM | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR2353TRSMT | VQFN | RSM | 32 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR2355TDBTR | TSSOP | DBT | 38 | 2000 | 350.0 | 350.0 | 43.0 |

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR2355TPTR | LQFP | PT | 48 | 1000 | 336.6 | 336.6 | 31.8 |
| MSP430FR2355TRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 35.0 |
| MSP430FR2355TRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR2355TRSMR | VQFN | RSM | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR2355TRSMT | VQFN | RSM | 32 | 250 | 210.0 | 185.0 | 35.0 |


TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| MSP430FR2153TDBT | DBT | TSSOP | 38 | 50 | 530 | 10.2 | 3600 | 3.5 |
| MSP430FR2155TDBT | DBT | TSSOP | 38 | 50 | 530 | 10.2 | 3600 | 3.5 |
| MSP430FR2353TDBT | DBT | TSSOP | 38 | 50 | 530 | 10.2 | 3600 | 3.5 |
| MSP430FR2355TDBT | DBT | TSSOP | 38 | 50 | 530 | 10.2 | 3600 | 3.5 |

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | Unit array matrix | Max temperature (°C) | L (mm) | W (mm) | K0 (μm) | P1 (mm) | CL (mm) | CW (mm) |
|-----------------|--------------|--------------|------|-----|-------------------|----------------------|--------|--------|---------|---------|---------|---------|
| MSP430FR2153TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| MSP430FR2153TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| MSP430FR2155TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| MSP430FR2155TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| MSP430FR2353TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| MSP430FR2353TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| MSP430FR2355TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| MSP430FR2355TPT | PT | LQFP | 48 | 250 | 10 x 25 | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |

GENERIC PACKAGE VIEW


RSM 32

VQFN - 1 mm max height



4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224982/A



4219108/B 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219108/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 33:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4219108/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4220221/A 05/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


DBT0038A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X




SOLDER MASK DETAILS

4220221/A 05/2020

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 10X

4220221/A 05/2020

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RHA 40



VQFN - 1 mm max height

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4219054/A 04/2020


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RHA0040E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4219054/A 04/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHA0040E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 15X


EXPOSED PAD 41
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219054/A 04/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


PT0048A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



4215159/A 12/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.
4. This may also be a thermally enhanced plastic package with leads connected to the die pads.

EXAMPLE BOARD LAYOUT


PT0048A

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE 10.000



SOLDER MASK DETAILS

4215159/A 12/2021

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PT0048A

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 10X

4215159/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated