

Experiment #1- Clock and Periodic Signal Generation

Narges gholami,
810198447

1.2 LM555 timer

1.1

1. 10 ns

2. $2 * N * \text{delay}_{\text{inverter}} = 20\text{ns}$

$N = 5$

$\text{Delay}_{\text{inverter}} = 2 \text{ ns}$




Fig. 1 delay of 5 inverter





Fig. 2 ring oscillator in LTspice



1-Fig. 3 LM555




Fig. 4 waveform of the output

1-Clock frequency is: $0.693 * (R1 + 2R2) * C$
 $= 0.693 * (101 * 10^3) * 10 * (10^{-9}) = \underline{0.69\text{ms}}$

Duty cycle is:

$$(R1+R2)/(R1+2R2) = 51/101 = \underline{50.4\%}$$

2-

If $R_2 = 1\text{k}\Omega$:

Clock frequency is: $0.693 * (R1 + 2R2) * C$
 $= 0.693 * (3 * 10^3) * 10 * (10^{-9}) = \underline{0.02079\text{ms}}$

Duty cycle is:

$$(R1+R2)/(R1+2R2) = 2/3 = \underline{66\%}$$




Fig. 5 When $R_2 = 1\text{k}\Omega$

If $R_2 = 10\text{k}\Omega$:

Clock frequency is: $0.693 * (R_1 + 2R_2) * C = 0.693 * (21 * 10^3) * 10 * (10^{-9}) = \underline{0.14553\text{ ms}}$

Duty cycle is:

$(R_1 + R_2) / (R_1 + 2R_2) = 11/21 = \underline{52\%}$




Fig. 6 When $R_2 = 10\text{k}\Omega$

If $R_2 = 100\text{k}\Omega$:

Clock frequency is: $0.693 * (R_1 + 2R_2) * C = 0.693 * (201 * 10^3) * 10 * (10^{-9}) = \underline{1.39293\text{ms}}$

Duty cycle is:

$(R_1 + R_2) / (R_1 + 2R_2) = 51/201 = \underline{25\%}$




Fig. 7 When $R_2 = 100\text{k}\Omega$

3.




Fig. 8 When $R = 470\Omega$

When $R = 470\Omega$, T become $20/3$ and f equal to $3/20$, So $a = 705 * 10^{-9}$





Fig. 9 When $R = 1000\Omega$

When $R = 1000\Omega$, T become $60/8$ and f equal to $2/15$, So $a = 2/15 * 10^{-5}$



2. FPGA DESIGN

2.1.




Fig. 11 waveform of 5 inverters

$$\begin{aligned} \text{ring oscillator frequency} &= \text{delay of inverter} \times 2 \times N \\ &= 2 \times 5 \times \text{delay} = 20\text{ns} \end{aligned}$$

2.2




Fig. 12 frequency divider




Fig. 13 output waveform.

Delay input of ring oscillator was 250ps so every 250ps the output is summed with one and frequency is $113 \times 250 = 28.25\text{ns}$




Fig. 14 circuit with T flip flop

3_
3.4-




Fig. 15 schematic symbol for ABRCKT