
Behavior / RTL
count <= count + 1
synthesis
Mapped netlist
flops, muxes, gates
place + route
Physical layout
cells, wires, vias
Cycle behavior?
Which cells connect?
Location and delay?
Preserve intended behavior while adding technology and physical detail.