
### **CS201P MEMORY**

# B20218 Narmit Kumar

#### 1kb Memory code:

```
mem_1kb.v
 Q 💾 🛧 🥕 🐰 🖺 🛍 // 🖩 🔉
            timescale lns / lps
                                   module mem_lkb(
input clk, input rst,
            input read,
            input write,
           input [31:0] wr_data,
input [7:0] write_addr, read_addr,
output reg [31:0] rd_data,
output reg wr_done,rd_done
                    parameter ADDR_WIDTH = 255;
                parameter mem_size = 1023;
parameter DATA_WIDTH = 7 ;
reg [DATA_WIDTH:0] temp_mem[0:mem_size];
                 always @(posedge clk)
                          begin
if(rst)
                               begin
                                     wr_done<=0;
                                     rd_done<=0;
                               end
                          else
                               if(write)
                                    begin
  temp_mem[write_addr*4 + 0] <= wr_data[7:0];
  temp_mem[write_addr*4 + 1] <= wr_data[15:8];
  temp_mem[write_addr*4 + 2] <= wr_data[23:16];
  temp_mem[write_addr*4 + 3] <= wr_data[31:24];</pre>
                                     end
                               else
                                     begin
                                         wr_done<=0;
52
                                     end
begin
                                          wr_done<=0;
                                      end
                                if (read)
                                     begin
                                         rd_data <= {temp_mem[read_addr*4+3],temp_mem[read_addr*4+2],temp_mem[read_addr*4+1],temp_mem[read_addr*4+0]};
                                         rd_done <= 1;
                               end
else
                         rd_done<=0;
end
end
            endmodule
```

## Output:



3<sup>rd</sup>

# Question

**Testbench** 

:

```
test_mem1kb.v
Q 🛗 📤 🥕 🐰 🖺 🛍 // 🔢 🛭
     'timescale lns / lps
                        module test_memlkb();
     reg clk, rst, read, write;
reg [31:0] wr_data;
reg [7:0] write_addr, read_addr;
      wire [31:0] rd_data;
wire wr_done, rd_done;
      always #5 clk = ~clk;
initial begin
    clk = 1'b0;
rst = 1'b1;
read = 1'b0;
write = 1'b0;
 50 | write
51 |
52 | #20;
53 | 54 | 55 |
               // write addr and read addr can take value from 0 to 255 8bit data // write data should be 32 bit
 test_mem1kb.v
  Q 💾 🛧 🥕 🐰 🗎 🛅 // 🎟 🔉
  56 rst = 1'b0;
       write = 1'bl;
write_addr = 8'd0;
wr_data = 32'd1000;
  59
  60
       #100;
  61
  62
        rst = 1'b1;
  63
  64
        write = 1'b0;
       write
#50;
  65
  66
  67
       rst = 1'b0;
  68
        read = 1'b1;
       read = 1.b1,
read_addr = 8'd0;
  69
  70
  71
         #100;
  72
  73
         rst = 1'b1;
  74
75
76
         read = 1'b0;
         #50;
  77
         rst = 1'b0;
  78
         write = 1'b1;
  79
         write_addr = 8'd255;
  80
          wr_data = 32'd88889;
  81
          #100;
  82
  83
         rst = 1'b1;
  84
          write = 1'b0;
  85
          #50;
  86
87
         rst = 1'b0;
         read = 1'bl;
  88
  89
          read_addr = 8'd255;
  90
  91
         end
  92
         endmodule
```

### **Output:**

