# **CS201P Assignment 1**

# Group 23

## B20218 Narmit Kumar

## B20217 Monika Meena

1<sup>st</sup> and 2<sup>nd</sup> Question

#### Half adder code:

```
full\_adder.v \hspace{0.2cm} \times \hspace{0.2cm} half\_adder.v \hspace{0.2cm} \times \hspace{0.2cm} half\_adder.v \hspace{0.2cm} \times \hspace{0.2cm} ha\_testbench.v \hspace{0.2cm} \times \hspace{0.2cm} fa\_testbench.v \hspace{0.2cm} \times \hspace{0.2cm} multiplexer\_4x1.v \hspace{0.2cm} \times \hspace{0.2cm} mux\_testbench.v \hspace{0.2cm} \times \hspace{0.2cm} Until the property of the
   Q | 🛗 | ← | → | ¾ | 🛅 | 🛅 | // | 🖩 | ♀
                        `timescale lns / lps
    22
  23 🖯 module half_adder(
                                          input A,
25
                                         input B,
output Sum,
output Carry
);
  26
  27
  28
                                            assign Sum = A ^ B; //sum = A xor B
assign Carry = A & B; //carry = A and B
  30
  31
  32 \bigcirc endmodule
 33
  34
  35
  36
  37
  38
  39
  40
  42
 43
```

#### Half adder testbench:

```
 \text{full\_adder.v} \quad \times \quad \text{half\_adder.v} \quad \times \quad \text{ha\_testbench.v} \quad \times \quad \text{fa\_testbench.v} \quad \times \quad \text{multiplexer\_4x1.v} \quad \times \quad \text{mux\_testbench.v} \quad \times \quad \text{mux\_testbench.v} 
adone
     Q | 🛗 | ♠ | → | ¾ | 🛅 | 🛅 | // | 頭 | ♀
     reg A,B; //inputs
onnic
            wire S,C; //outputs
           //half adder module under test
     7 | half_adder uut(
     8
            .A(A), .B(B), .Sum(S), .Carry(C)
            );
     9
     10
     11 🖯 initial begin
    12
            //initializing values
          A = 1'b0; B = 1'b0;
    14
    15
    16 //After 10 ns
          #10; A = 0; B = 1;
    17
     18
    19 : //After 10 ns
    20
         #10; A = 1; B = 0;
    21
           //After 10 ns
    22
    23
          #10; A = 1; B = 1;
    24
    25
    26
    27 🖨 end
    28 endmodule
```

#### Ful Adder code:


```
full adder.v
         × half adder.v
                         × ha testbench.v × fa testbench.v
                                                          × multiplexer 4x1.v
                                                                            × mux testbench.v
                  X 📵 🗈 //
                                    .Ω
Q
    `timescale lns / lps
25 🖨 module full_adder(
26
        input A,
27
        input B,
28
        input C,
29
        output Sum,
30
        output Carry
31
        );
32
        wire sl,s2;
33
        wire cl,c2;
34
35
        half_adder ha0(A,B,sl,cl); //s1 = A xor B , c1 = A and B
36
        half_adder \ hal(sl,C,Sum,c2); \ //Sum = A \ xor \ B \ xor \ C, \ c2 = (A \ xor \ B) \ & C
37
        or(Carry,cl,c2); //Carry = (A \text{ and } B) \text{ or } ((A \text{ xor } B) \in C)
38
39
40
41
42 🖨 endmodule
43
44
45
46
```

#### Ful Adder testbench:


```
SINULATION - Deliavioral Simulation - Functional - Sim_Z - test_mux
    full_adder.v × half_adder.v × ha_testbench.v × fa_testbench.v * multiplexer_4x1.v × mux_testbench.v
Scope
    Q 💾 🛧 🥕 🐰 🖺 🛍 // 🎟
         `timescale lns / lps
Sources
    21
    22 module test_fa;
    23
       reg A, B, C; //inputs
    24
         wire Sum, Cout; //outputs
Objects
    25
    27
         //full_adder under test
    28
         full_adder uut(
    29
         .A(A), .B(B),.C(C), .Sum(Sum), .Carry(Cout)
    30
    31
    32 artillar initial begin
    33
         C = 1'b0; A = 1'b0; B = 1'b0; //initializing values to inputs
    34
        #10; C = 0; A = 0; B = 1; //after 10 seconds we change our input values
    35
        #10; C = 0; A = 1; B = 0;
        #10; C = 0; A = 1; B = 1;
    36
        #10; C = 1; A = 0; B = 0;
    37
    38
       #10; C = 1; A = 0; B = 1;
    39
        #10; C = 1; A = 1; B = 0;
        #10; C = 1; A = 1; B = 1;
    40
    42
    43 🗎 end
    44 🚊 endmodule
    45
```

#### Outputs:

#### Half Adder -



#### Ful Adder-



## 3<sup>rd</sup> and 4<sup>th</sup> Question


## Multiplexer 4 to 1 code:

```
× half_adder.v × ha_testbench.v × fa_testbench.v × multiplexer_4x1.v* × mux_testbe
Scope
                         Ϫ | 📵 | 🛍 | // | 🔢 | Ω
     1 module mux4_1(
Objects | Sources
     2
          input a,b,c,d,s0,s1,
     3
           output out
     4
           );
      5
      6 ⊝ //for 4 x 1 Multiplexer
          // S0 = 0 S1 = 0 Output = A
           // S0 = 1 S1 = 0 Output = B
     8
     9
           // S0 = 0 S1 = 1 Output = C
     10
           // S0 = 1 S1 = 1 Output = D
     11
           //Above outputs are given by below coding expression
     12 🕒 //data flow model is being used here.
     13
     14
          assign out = s1 ? (s0 ? d : c) : (s0 ? b : a);
     15
     16
     17 😑 endmodule
     18
```


#### Testbench:

```
SIMULATION
             Behavioral Simulation - Functional - sim_2 - test_mux X | Behavioral Simulation - Functional - sim_3 - test_fa X |
    full_adder.v x half_adder.v x ha_testbench.v x fa_testbench.v x multiplexer_4x1.v* x mux_testbench.v* x Untitled 3
Scope
         3
         `timescale lns / lps
     23
    24 module test_mux;
    25
         reg A,B,C,D,S0,S1; //inputs
    26
         wire Out; //outputs
    27
    28
         //multiplexer under test
         mux4_1 uut(
    30
          .a(A), .b(B),.c(C), .d(D), .s0(S0), .s1(S1), .out(Out)
    31
    32
    33
    34 🖢 initial begin
    35
         A = 1'b1; B = 1'b0; C = 1'b0; D = 1'b0; S0 = 1'b0; S1 = 1'b0; //initializing values
          #10 S0 = 1; S1 = 0; A = 0; B = 1; C = 0; D = 0; //after 10 ns input is updated #10 S0 = 0; S1 = 1; A = 0; B = 0; C = 1; D = 0;
    36
    37
    38
          #10 S0 = 1; S1 = 1; A = 0; B = 0; C = 0; D = 1;
    39
    40 🖒 end
    41 😑 endmodule
    42
    43
    44
    45
    46
```

### Output:



## **RTL Schematic of MUX**



Synthesized Design

