EE 210 P - Digital Systems and Design Practicum

Assignment 1

Name: Narmit Kumar

Roll No.: B20218

Branch: Electrical Engineering

Q1.

Ans. Code for AND2 gate:

```
Ln#

library IEEE;
use IEEE.std_logic_1164.all;

entity AND2 is


port(P,Q: in std_logic;
R: out std_logic);
end AND2;

architecture df of AND2 is

begin


R <= P and Q;
end df;
```

Simulation:




Code for Full Adder circuit:

```
C:/intelFPGA/20.1/FullAdder.vhd (/mult4x8/a4/a7/a2) - Default =
                                                       B + 🚅 🔲 🐃 😂 | X 🗈 🛍 🕰 🖸 C | 🔘 + 🙌 말
  Ln#
          library IEEE;
   1
   2
         use IEEE.std_logic_l164.all;
   3
       entity fa is
   5
       port(X,Y,Z : in std_logic;
              U,V : out std_logic);
   7
          end fa;
   8
   9
        architecture behavior of fa is
  10
       □ begin
  11
              U <= X xor Y xor Z;
  12
              V \le (X \text{ and } Y) \text{ or } ((X \text{ xor } Y) \text{ and } Z);
        end behavior;
  13
  14
                                                                                    \
```




Code for Gated Binary Full Adder (GBFA):

```
C:/intelFPGA/20.1/GBFA.vhd (/mult4x8/a4/a7) - Default =
  Ln#
   1
         library IEEE;
   2
        use IEEE.std logic 1164.all;
   3
   4
       entity GBFA is
       port(A,B,Mgate,Cin : in std logic;
   5
              Sout, Cout : out std logic);
   7
        end GBFA;
   8
   9
      parchitecture struct of GBFA is
       | signal Ain: std logic ;
  10
  11
      component AND2 is
      port(P,Q : in std_logic;
  12
  13
                R : out std_logic);
        end component;
  14
  15
      component fa is
  16
      port(X,Y,Z: in std_logic;
  17
               U,V : out std_logic);
        end component;
  18
  19
       begin
  20
        al:AND2 port map(A,Mgate,Ain);
  21
        a2:fa port map(Ain,B,Cin,Sout,Cout);
  22
        end struct;
  23
```



Ans. Code for 8-bit Gated binary full adder (G8BFA):

```
Ln#
         library ieee;
         use ieee.std_logic_1164.all;
      □ entity G8BFA is
      port(x,y: in std_logic_vector(7 downto 0);
         Mgate : in std logic;
         cin : in std_logic;
        sum : out std_logic_vector(7 downto 0);
 8
       cout : out std_logic);
        end G8BFA;
10
      🛱 architecture datal of G8BFA is
11
12
        signal cary : std_logic_vector(6 downto 0);
13
14
15
      component GBFA is
16
      port(A,B,Mgate,Cin : in std_logic;
17
               Sout, Cout : out std logic);
18
         end component;
19
20
         begin
21
         a0 : GBFA port map (x(0),y(0),Mgate, cin,sum(0),cary(0));
22
         a1 : GBFA port map (x(1),y(1),Mgate, cary(0),sum(1),cary(1));
23
         a2 : GBFA port map (x(2), y(2), Mgate, cary(1), sum(2), cary(2));
         a3 : GBFA port map (x(3), y(3), Mgate, cary(2), sum(3), cary(3));
24
25
         \texttt{a4} \; : \; \texttt{GBFA port map} \; \left( x\left( 4 \right), \; y\left( 4 \right), \texttt{Mgate}, \; \texttt{cary}\left( 3 \right), \; \texttt{sum}\left( 4 \right), \; \texttt{cary}\left( 4 \right) \right);
26
         a5 : GBFA port map (x(5), y(5), Mgate, cary(4), sum(5), cary(5));
        a6 : GBFA port map (x(6), y(6), Mgate, cary(5), sum(6), cary(6));
a7 : GBFA port map (x(7), y(7), Mgate, cary(6), sum(7), cout);
27
28
       end datal;
29
```




Here, we have added two 8- bit binary numbers 11111000 and 10100000 which gives result 10011000 with a carry 1.

Q3.


Ans. Code:

```
C:/intelFPGA/20.1/Multiplier.vhd (/mult4x8) - Default
  library ieee;
         use ieee.std_logic_1164.all;
       P entity Mult4X8 is
P port(A: in std_logic_vector(7 downto 0);
         B : in std_logic_vector(3 downto 0);
         Co : out std logic;
         P:out std_logic_vector(7 downto 0));
        end Mult4X8;
  10
       Farchitecture wayl of Mult4X8 is
  12
13
         signal q: std_logic_vector(3 downto 0);
signal S0,S1,S2,S3,C1,C2,C3,L: std_logic_vector(7 downto 0);
  14
15
  16
  17
18
       component G8BFA is
port(x,y: in std_logic_vector(7 downto 0);
         Mgate : in std_logic;
         cin : in std_logic;
sum : out std_logic_vector(7 downto 0);
  20
21
  22
         cout : out std_logic);
         end component;
  25
26
         begin
L <= "00000000";
         al: G8BFA port map(A,L,B(0),'0',S0,q(0));
  28
29
         C1 <= q(0) &S0 (7 downto 1);
a2: G8BFA port map(A,C1,B(1),'0',S1,q(1));
         C2 <= q(1) &S1 (7 downto 1);
         a3: G8BFA port map (A,C2,B(2),'0',S2,q(2));
C3 <= q(2)&S2 (7 downto 1);
  33
34
         a4: G8BFA port map (A,C3,B(3),'0',S3,q(3));
  35
36
         P <= (q(3) ε "0000000") or ("0" ε S3(7 downto 1));
         Co <= q(3);
         end way1;
```



Here , I have multiplied 11111000 with 1001 which gives result 10001011 which is true. Hence , simulation is right.

Another simulation:



Here , I have multiplied 10101111 with 1100 which gives the true result 10000011. Hence it is correct.