CS201P Assignment 5 (LAB)

B20218 Narmit Kumar

1st Question

4 * 4 Booth Multiplier code:


```
Booth_4bit.v *
Q | 🛗 | ← | → | ¾ | 🛅 | 🛅 | // | 🖩 | ♀ |
  `timescale lns / lps
2 - module Booth 4bit(
3 input clk,en,
  | input [3:0] A,B,
  output reg [7:0] Prod,
   output reg done
7
   );
 8
9 | reg [3:0] cnt;
10 reg [8:0] temp;
11 | wire [3:0] negB;
12
13
   assign negB = ~B + 1'bl ;
14
15 🖯 always @ (posedge clk)
16 🖯 begin
17 🖯 if(~en)
18 🖯 begin
19
        cnt=4'd0;
20
       temp=9'd0;
21
      done <=1'b0;
22 🖨
       end
23 | else
24 🖨
        begin
25
26 🖯 if(cnt==4'd0)
27 🖯
         begin
28
          temp <= {4'd0,A,1'b0};
29
          cnt <= cnt+1;
30 🗀
           end
31 🗇
       else if(cnt> 4'd0 && cnt <4'd5)
32 🖯
          begin
33 🖯
          if(temp[1:0] == 2'b00 || temp[1:0] == 2'b11 )
34 🖯
          begin
35
          temp = {temp[8],temp[8:1]};
36
           cnt = cnt+1'b1;
           end
```

```
cnt = cnt+1'b1;
37 🗀
            end
38 🖨
            else if(temp[1:0] == 2'b01)
39 ⊡
            begin
40
            temp[8:5] = temp[8:5] + B;
41
            temp = {temp[8],temp[8:1]};
42
            cnt = cnt+1'b1;
43 🖨
            end
44 🖯
            else if(temp[1:0] == 2'b10)
45 🖨
            begin
46
            temp[8:5] = temp[8:5] + negB;
47
             temp = {temp[8],temp[8:1]};
48
             cnt = cnt+1'b1;
49 🚊
            end
50 🖨
            end
51
         else
52 🖨
            begin
53
           Prod = temp[8:1];
54
           done =1'b1;
55 🗎
            end
56 🚊
         end
57 🖨 end
58
59 🖨 endmodule
60
```

4 * 4 Booth Multiplier testbench:

```
TB 4bit.v *
Q | 🛗 | ♠ | → | 🐰 | 📵 | 🛅 | // | 🖩 | ♀ |
      `timescale lns / lps
 2 - module TB_4bit(
       input clk
 3
        );
 5
   reg enable;
   reg [3:0] A,B;
wire [7:0] product;
 8
   wire val;
 9
    Booth_4bit Booth_4bitdut(
10
        .clk(clk),
     .en(enable),
11
12
         .A(A),
13
        .B(B),
         .Prod(product),
14
15
         .done(val)
16 );
17 🖯 initial
18 🖯 begin
19 | enable = 1'b0; #200
20
    enable = 1'bl;
   A = 4'b0010;
21
   B = 4'b0010; #1000
23
   enable = 1'b0; #200
   enable = 1'bl;
24
25
     A = 4'b0011;
   B = 4 b0100; #1000
26
27
   enable = 1'b0; #200
    enable = 1'b1;
28
29
     A = 4'b0001;
   B = 4'b0011; #1000
30
31
   enable = 1'b0;#200
   | enable = 1'bl;
32
    A = 4'b0100;
B = 4'b0010; #1000
33
34
35 | $stop;
36 🖒 end
37 \bigcirc endmodule
```

Output:



16 * 16 Booth Multiplier code:


```
Booth_16bit.v
Q | 🛗 | ← | → | ¾ | 🛅 | 🛅 | // | 頭 | ♀ |
    `timescale lns / lps
 2 module Booth_mul(
     input clk,en,
     input [15:0] A,B,
    output reg [31:0] Prod,
 5
    output reg done
 6
    reg [15:0] cnt;
8
    reg [32:0] temp;
wire [15:0] negB;
9
10
    assign negB = ~B + 1'bl ;
11
12
13 🖢 always 0 (posedge clk)
14 \Box begin
15 🖯 if(~en)
16 🖯
       begin
17
         cnt=16'd0;
         temp=33'd0;
18
19
        done <=1'b0;
20 🖨
         end
21 | else
22 🖨
       begin
23
24 🖨
         if(cnt==16'd0)
25 🖨
          begin
26
27
            temp <= {16'd0, A, 1'b0};
            cnt <= cnt+1;
28 <del>|</del> 29 <del>|</del>
             end
         else if(cnt> 16'd0 && cnt <16'd17)
30 ⊝
            begin
31 🗀
             if(temp[1:0] == 2'b00 || temp[1:0] == 2'b11 )
32 🖯
            begin
33
34
            temp = {temp[32],temp[32:1]};
             cnt = cnt+1'bl;
35 <del>|</del>
36 <del>|</del>
             end
             else if(temp[1:0] == 2'b01)
37 ⊡
            begin
```

```
37 🖨
            begin
38
            temp[32:17] = temp[32:17] + B;
39
            temp = {temp[32],temp[32:1]};
40
            cnt = cnt+1'b1;
41 🗎
            end
42 Ö
           else if(temp[1:0] == 2'b10)
43 🖯
           begin
           temp[32:17] = temp[32:17] + negB;
44
45
            temp = {temp[32],temp[32:1]};
46
            cnt = cnt+1'b1;
47
           end
48 🖨
            end
49
       else
50 🖯
           begin
51
           Prod = temp[32:1];
52
            done =1'b1;
53 🗀
            end
54
       end
55 🗎 end
56
57 endmodule
58
59
```

16 * 16 Booth Multiplier testbench:

```
TB_16bit.v
Q | 🛗 | ← | → | 🐰 | 🛅 | 🛅 | // | 🖩 | ♀ |
43 🖯 initial
44 🖯 begin
45
   enable = 1'b0;
#200
46
47
   enable = 1'bl;
48
49 A = 16'b0100000000000000;
50 B = 16'b0010;
51 #10000
52
53 | enable = 1'b0;
54 #200
55
    enable = 1'b1;
    A = 8'b11110000;
   B = 8'b01000000;
57
58 #10000
59
60 | enable = 1'b0;
61 #200
62 | enable = 1'b1;
63 A = 4'b0001;
64 B = 4'b0011;
65
    #10000
66
   enable = 1'b0;
67
68 : #200
69 enable = 1'b1;
70 A = 4'b0100;
71 B = 4'b0010;
72 | #10000
73
   $stop;
74
75
76 🖨 end
77
78 🖒 endmodule
```

Output:



3rd Question

Pattern Generator code:

```
pattern_gen.v *
     `timescale lns / lps
 2
    module CKT(clk,en,gen,in,Y);
 3
    input clk, en, gen, in;
    output reg [3:0] Y = 4'b00000;
 4
   reg in prev ;
   always@(posedge clk)
   begin
 8
   if (en)
 9
        begin
10
            if (in)
11
                begin
12
                if (!in_prev)
                Y <= 4'b0000;
13
14
                else
15
                Y \le Y + 4'b0010;
16
                end
17
           else
18
               begin
19
                if (in_prev)
20
                Y <= 4'b0000;
21
                else
22
                    begin
23
                        case(Y)
24
                        4'b0000 : Y <= 4'b0001;
25
                        4'b1111 : Y <= 4'b00000;
26
                        default : Y <= Y + 4'b0010;
27
                        endcase
28
                    end
29
                end
30
31
    else
        Y<= 4'bXXXX;
32
    in_prev <= in;</pre>
33
34
    end
35
36 endmodule
```

Testbench:

```
tb_ckt.v
Q | 🛗 | ← | → | X | 🛅 | 🛍 | // | 📰 | ♀ |
   `timescale lns / lps
 2
 4
 5 | reg clk, en, gen ,in;
 6
   wire[3:0] Y;
8
   CKT uut(
   .clk(clk), .en(en), .gen(gen), .in(in), .Y(Y)
10
11
12 initial clk = 0;
   always #20 clk = ~clk;
13
14
15 🖯 initial begin
16 | en = 1;gen = 1; in = 1; #1000000
17 in = 0;#10000;
18
19 合 end
20 endmodule
21
22
```

Output:

