


CS201P MEMORY

B20218 Narmit Kumar

1kb Memory code:

```
mem_1kb.v
1 //timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////...
21 module mem_1kb(
22     input clk,
23     input rst,
24     input read,
25     input write,
26     input [31:0] wr_data,
27     input [7:0] write_addr, read_addr,
28     output reg [31:0] rd_data,
29     output reg wr_done,rd_done
30 );
31     parameter ADDR_WIDTH = 255;
32     parameter mem_size = 1023;
33     parameter DATA_WIDTH = 7 ;
34     reg [DATA_WIDTH:0] temp_mem[0:mem_size];
35     always @(posedge clk)
36     begin
37         if(rst)
38         begin
39             wr_done<=0;
40             rd_done<=0;
41         end
42     else
43         begin
44             if(write)
45             begin
46                 temp_mem[write_addr*4 + 0] <= wr_data[7:0];
47                 temp_mem[write_addr*4 + 1] <= wr_data[15:8];
48                 temp_mem[write_addr*4 + 2] <= wr_data[23:16];
49                 temp_mem[write_addr*4 + 3] <= wr_data[31:24];
50
51                 wr_done <=1;
52             end
53         else
54             begin
55                 wr_done<=0;
56
57                 if(read)
58                 begin
59                     rd_data <= {temp_mem[read_addr*4+3],temp_mem[read_addr*4+2],temp_mem[read_addr*4+1],temp_mem[read_addr*4+0]};
60                     rd_done <= 1;
61                 end
62             else
63                 rd_done<=0;
64             end
65         end
66     endmodule
67
68
69
70
71
72
73
```

Output:



3rd

Question

Testbench

:

```

test_mem1kb.v
1  `timescale 1ns / 1ps
2  ////////////////////////////////////////////...
21 module test_mem1kb();
22
23     reg clk, rst, read, write;
24     reg [31:0] wr_data;
25     reg [7:0] write_addr, read_addr;
26
27
28     wire [31:0] rd_data;
29     wire wr_done, rd_done;
30
31     mem_1kb uut(
32         .clk(clk),
33         .rst(rst),
34         .read(read),
35         .write(write),
36         .wr_data(wr_data),
37         .write_addr(write_addr),
38         .read_addr(read_addr),
39         .rd_data(rd_data),
40         .wr_done(wr_done),
41         .rd_done(rd_done)
42     );
43
44     always #5 clk = ~clk;
45     initial begin
46         clk = 1'b0;
47         rst = 1'b1;
48         read = 1'b0;
49         write = 1'b0;
50
51         #20;
52         // write_addr and read_addr can take value from 0 to 255 8bit data
53         // write data should be 32 bit
54
55     end
56
57     rst = 1'b0;
58     write = 1'b1;
59     write_addr = 8'd0;
60     wr_data = 32'd1000;
61
62     #100;
63
64     rst = 1'b1;
65     write = 1'b0;
66     #50;
67
68     rst = 1'b0;
69     read = 1'b1;
70     read_addr = 8'd0;
71
72     #100;
73
74     rst = 1'b1;
75     read = 1'b0;
76     #50;
77
78     rst = 1'b0;
79     write = 1'b1;
80     write_addr = 8'd255;
81     wr_data = 32'd88889;
82     #100;
83
84     rst = 1'b1;
85     write = 1'b0;
86     #50;
87
88     rst = 1'b0;
89     read = 1'b1;
90     read_addr = 8'd255;
91
92     end
93 endmodule

```

Output:

