

Narmit Kumar- B20218

Problem Statement

- To Design a processor which contains the 8-bit registers to perform the required operation.
- Data can be loaded through 8-bit registers such as RO,R1....R7 and A
- Various Operations like Addition
 /Subtraction can be performed using the
 multiplexer with different operations in
 each clock cycle
- Each instruction can be encoded and stored in the IR register using the 9-bit format IIIXXXYYY, where III represents the instruction, XXX gives the RX register, and YYY gives the RY register

What is Pipelining?

A mechanism for overlapped execution of several input sets by partitioning some computation into a set of k sub-computations (or stages).

- Very nominal increase in the cost of implementation.
- Very significant speedup (ideally, k).

By associating a register with every segment in the pipeline, the process of computation can be made overlapping. The registers provide separation and isolation among every segment, allowing each to work on different data at the same time.

Where is pipelining used in a computer system?

Instruction execution:
Several instructions
executed in some
sequence.

Arithmetic computation: Same operation carried out on several data sets.

Memory access:
Several memory
accesses to
consecutive locations
are made.

Advantages and Disadvantages of Pipelining

Pros:

- Multiple instructions are being processed at same time.
- This works because stages are isolated by registers.
- Best case speedup of N


Cons:

- Interference of instructions with each other known as pipelining hazards.
- These hazards prevent next instruction from executing during its designated clock cycle

5 steps in instruction execution in Pipeline

- A. Instruction Fetch (IF)
- B. Instruction Decode and Register Read (ID)
- C. Execution operation or calculate address (EX)
- D. Memory access (MEM)
- E. Write result into register (WB)

Basic Pipelined Processor



Instructions considered with opcode

| Instruction | Function | Opcode |
|-------------|--------------------------------|--------|
| mv Rx, Ry | Rx ←[Ry] | 000 |
| mvi Rx, #D | Rx ← D | 001 |
| add Rx, Ry | $Rx \leftarrow [Rx] + [Ry]$ | 010 |
| sub Rx, Ry | $Rx \leftarrow [Rx] - [Ry]$ | 011 |
| and Rx, Ry | Rx ← [Rx] & [Ry] | 100 |
| or Rx, Ry | $Rx \leftarrow [Rx] \mid [Ry]$ | 101 |
| xor Rx,Ry | $Rx \leftarrow [Rx] ^ [Ry]$ | 110 |
| not Rx, Ry | $Rx \leftarrow {}^{\sim}[Rx]$ | 111 |

Clock Cycles:

| Instruction | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|-------------|----|----|----|-----|-----|-----|-----|----|
| I | IF | ID | EX | MEM | WB | | | |
| i + 1 | | IF | ID | EX | MEM | WB | | |
| i+2 | | | IF | ID | EX | MEM | WB | |
| i+3 | | | | IF | ID | EX | MEM | WB |

Verilog Code

```
`timescale 1ns / 1ps
     module Processor(clk1,clk2);
     input clk1, clk2;
     reg [8:0] PC, IF ID IR, IF ID NPC;
     reg [8:0] ID_EX_IR, ID_EX_NPC, ID_EX_A, ID_EX_B, ID_EX_Imm;
     reg [1:0] ID EX type, EX MEM type, MEM WB type;
     reg [8:0] EX MEM IR, EX MEM ALUOut, EX MEM B;
     reg [8:0] MEM WB IR, MEM WB ALUOut;
     reg [8:0] Reg [0:11]; //12 Registers storing 9 bit data
10
     reg [8:0] Mem [0:1023]; //1024 x 9 bit memory
11
12
     parameter MV = 3'b000, MVI = 3'b001 , ADD = 3'b010, SUB = 3'b011,
13
               AND = 3'b100, OR = 3'b101, XOR = 3'b110, NOT=3'b111;
14
15
     parameter RR ALU=1'b00, RM ALU=1'b01;
16
```

Instruction Fetch Stage

```
//Instruction Fetch stage
18
     always @(posedge clk1)
19
20
             begin
                                                                            //picking instruction from memory
21
                       IF_ID_IR <= #2 Mem[PC];</pre>
                                                                            //updating new program counter
22
                       IF ID NPC <= #2 PC+1;
                                                                            //updating program counter
23
                       PC
                                 <= #2 PC+1;
24
              end
25
```

Instruction Decode Stage

```
27
     //Instruction Decode Stage
     always @(posedge clk2)
29
31
         begin
32
             if (IF ID IR[5:3] ==5'b000)
                                                                      //updating register A
             ID EX A <=0;
             else
             ID EX A <= #2 Reg[IF ID IR[5:3]]; //rx</pre>
             if (IF ID IR[2:0] ==5'b000)
                                                                      //updating register B
37
             ID EX B <=0;
             else
             ID EX B <= #2 Reg[IF ID IR[2:0]]; //ry</pre>
41
                                                                          //forwarding NPC to execution stage
42
              ID EX NPC <= #2 IF ID NPC;
                                                                          //forwarding instruction to execution stage
              ID EX IR <= #2 IF ID IR;
43
                                                                              //sign extending immediate value to 9bits
              ID_EX_Imm <= #2 {{6{IF_ID_IR[2]}}, {IF_ID_IR[2:0]}};</pre>
44
45
             case (IF ID IR[8:6])
                                                                       //declaring type of opcode
47
48
             MV, ADD, SUB, AND, OR, XOR, NOT: ID EX type <= #2 RR ALU;
             MVI:
                                           ID EX type <= #2 RM ALU;
51
             endcase
52
         end
```

```
//Execution Stage
     always @(posedge clk1)
         begin
                                                                        //forwarding type of opcode memory stage
              EX_MEM_type
                            <= #2 ID_EX_type;
                                                                        //forwarding instruction to memory stage
              EX MEM IR
                             <= #2 ID EX IR;
                                                                        //executing function according to type
         case (ID EX type)
             RR ALU: begin
                 case (ID_EX_IR[8:6])
                     MV:
                            begin
                              ID EX A \leftarrow #1 ID EX B;
                              EX MEM ALUOut <= #1 ID EX A;
                             end
                     ADD:
                              EX MEM ALUOut <= #2 ID EX A + ID EX B;
                     SUB:
                              EX MEM ALUOut <= #2 ID EX A - ID EX B;
                              EX MEM ALUOut <= #2 ID EX A & ID EX B;
                     AND:
                              EX MEM ALUOut <= #2 ID EX A | ID EX B;
                     OR:
                     XOR:
                              EX MEM ALUOut <= #2 ID EX A ^ ID EX B;
                     default: EX MEM ALUOut <= #2 9'bxxxxxxxx;</pre>
                 endcase
                 end
             RM ALU: begin
78
                 case (ID EX IR[8:6])
                             MVI: begin
                                   ID EX A
                                                 <= #1 ID EX Imm;
                                  EX MEM ALUOUT <= #1 ID EX A;
                                   end
                              default: EX MEM ALUOut <= #2 9'bxxxxxxxx;</pre>
                 endcase
                 end
         endcase
         end
```

Execution Stage

Memory Stage

```
//Memory Stage
      always @(posedge clk2)
91
92
          begin
                                                                          //forwarding type to write back stage
93
               MEM_WB_type <= #2 EX_MEM_type;</pre>
                                                                          //forwarding instruction to write back stage
94
               MEM WB IR <= #2 EX MEM IR;
95
96
          case (EX_MEM_type)
              RR_ALU, RM_ALU: MEM_WB_ALUOut <= #2 EX_MEM_ALUOut;
97
          endcase
99
          end
100
```

Write Back Stage

```
//Write Back Stage
102
      always @(posedge clk1)
103
          begin
104
105
107
          case ( MEM WB type)
              RR_ALU: Reg[MEM_WB_IR[5:3]] <= #2 MEM_WB_ALUOut;</pre>
                                                                             //writing back in destination register(rd)
              RM_ALU: Reg[MEM_WB_IR[2:0]] <= #2 MEM_WB_ALUOut;</pre>
                                                                             //writing back in destination register(rt)
110
111
112
113
114
          endcase
115
          end
116
117
118
      endmodule
119
```

Adding R₃ and R₄: $Rx \leftarrow [Rx]+[Ry]$

Subtracting R_5 from R_6 : $Rx \leftarrow [Rx] - [Ry]$

```
Vivado Simulator 2017.1
 Time resolution is 1 ps
 R1:
 R2:
        2
 R3:
 R4:
 R5:
 R6:
 R7:
 R3:
 R6:
| relaunch sim: Time (s): cpu = 00:00:01; elapsed = 00:00:07. Memory (MB): peak = 869.543; gain = 0.000
run 1 s
 R0:
        0
 R1:
 R2:
 R3:
 R4:
 R5:
 R6:
 R7:
 R8:
 R9:
 R10:
       10
 R11:
```

Code for: Not R₁: R₁ ← ~[R₁]

XOR of R₃ with R₃ : R₃ \leftarrow [R₃]^{\(\cap{R}_3\)}

```
initial begin
for (k=0; k<8; k=k+1)
                               //initialising all the register values with k
   mips.Reg[k] =k;
   mips.Mem[0] = 9'bl11001000; //NOT R1
   mips.Mem[1] = 9'b110011011; //XOR R3 with R3
   mips.Reg[7] =10;
                            //initialsing memory data at 7 memory address
   mips.PC = 0;
```

Output for: Not R₁: R₁ ← ~[R₁]

XOR of R₃ with R₃ : R₃ \leftarrow [R₃] $^{\land}$ [R₃]

```
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01; elapsed = 00:00:07. Memory (MB): peak = 869.543; gain = 0.000
run 1 s
R0:
      0
R1: x
R2:
R3: 0
R4: 4
R5: 5
R6: 6
R7: 10
R8: x
R9: x
R10: x
R11: x
$finish called at time : 4500 ns : File "C:/Users/Narmit/project_3/project_3.srcs/sim_1/new/testbench.v" Line 51
```

THANK YOU