


# CS 201-Computer Organization

Narmit Kumar- B20218





# Problem Statement

- To Design a processor which contains the 8-bit registers to perform the required operation.
- Data can be loaded through 8-bit registers such as R0,R1....R7 and A
- Various Operations like Addition /Subtraction can be performed using the multiplexer with different operations in each clock cycle
- Each instruction can be encoded and stored in the IR register using the 9-bit format IIIXXXYYY, where III represents the instruction, XXX gives the RX register, and YYY gives the RY register


# What is Pipelining?

A mechanism for overlapped execution of several input sets by partitioning some computation into a set of  $k$  sub-computations (or stages).

- Very nominal increase in the cost of implementation.
- Very significant speedup (ideally,  $k$ ).

By associating a register with every segment in the pipeline, the process of computation can be made overlapping. The registers provide separation and isolation among every segment, allowing each to work on different data at the same time.

# Where is pipelining used in a computer system?



Instruction execution:  
Several instructions  
executed in some  
sequence.

Arithmetic  
computation: Same  
operation carried out  
on several data sets.

Memory access:  
Several memory  
accesses to  
consecutive locations  
are made.

# Advantages and Disadvantages of Pipelining

## Pros:

- Multiple instructions are being processed at same time.
- This works because stages are isolated by registers.
- Best case speedup of  $N$


## Cons:

- Interference of instructions with each other known as pipelining hazards.
- These hazards prevent next instruction from executing during its designated clock cycle

# 5 steps in instruction execution in Pipeline

- A. Instruction Fetch (IF)
- B. Instruction Decode and Register Read (ID)
- C. Execution operation or calculate address (EX)
- D. Memory access (MEM)
- E. Write result into register (WB)

# Basic Pipelined Processor



# Instructions considered with opcode

Instruction	Function	Opcode
mv Rx, Ry	$Rx \leftarrow [Ry]$	000
mvi Rx, #D	$Rx \leftarrow D$	001
add Rx, Ry	$Rx \leftarrow [Rx] + [Ry]$	010
sub Rx, Ry	$Rx \leftarrow [Rx] - [Ry]$	011
and Rx, Ry	$Rx \leftarrow [Rx] \& [Ry]$	100
or Rx, Ry	$Rx \leftarrow [Rx] \mid [Ry]$	101
xor Rx, Ry	$Rx \leftarrow [Rx] \wedge [Ry]$	110
not Rx, Ry	$Rx \leftarrow \sim[Rx]$	111



# Clock Cycles:

Instruction	1	2	3	4	5	6	7	8
<i>i</i>	IF	ID	EX	MEM	WB			
<i>i + 1</i>		IF	ID	EX	MEM	WB		
<i>i + 2</i>			IF	ID	EX	MEM	WB	
<i>i + 3</i>				IF	ID	EX	MEM	WB

# Verilog Code

```
1  `timescale 1ns / 1ps
2  module Processor(clk1,clk2);
3  input clk1, clk2;
4  reg [8:0] PC, IF_ID_IR, IF_ID_NPC;
5  reg [8:0] ID_EX_IR, ID_EX_NPC, ID_EX_A, ID_EX_B, ID_EX_Imm;
6  reg [1:0] ID_EX_type, EX_MEM_type, MEM_WB_type;
7  reg [8:0] EX_MEM_IR, EX_MEM_ALUOut, EX_MEM_B;
8  reg [8:0] MEM_WB_IR, MEM_WB_ALUOut;
9
10 reg [8:0] Reg [0:11]; //12 Registers storing 9 bit data
11 reg [8:0] Mem [0:1023]; //1024 x 9 bit memory
12
13 parameter MV = 3'b000,MVI = 3'b001 ,ADD = 3'b010,SUB = 3'b011,
14 |      |      AND = 3'b100, OR = 3'b101, XOR = 3'b110,NOT=3'b111;
15 |
16 parameter RR_ALU=1'b00, RM_ALU=1'b01;
```

# Instruction Fetch Stage

```
18 //Instruction Fetch stage
19 always @(posedge clk1)
20     begin
21         IF_ID_IR  <= #2 Mem[PC];           //picking instruction from memory
22         IF_ID_NPC <= #2 PC+1;             //updating new program counter
23         PC        <= #2 PC+1;             //updating program counter
24     end
25
```

# Instruction Decode Stage

```
27
28 //Instruction Decode Stage
29 always @(posedge clk2)
30
31     begin
32         if (IF_ID_IR[5:3] == 5'b000)                //updating register A
33             ID_EX_A <= 0;
34         else
35             ID_EX_A <= #2 Reg[IF_ID_IR[5:3]]; //rx
36
37         if (IF_ID_IR[2:0] == 5'b000)                //updating register B
38             ID_EX_B <= 0;
39         else
40             ID_EX_B <= #2 Reg[IF_ID_IR[2:0]]; //ry
41
42         ID_EX_NPC <= #2 IF_ID_NPC;                    //forwarding NPC to execution stage
43         ID_EX_IR <= #2 IF_ID_IR;                      //forwarding instruction to execution stage
44         ID_EX_Imm <= #2 {{6{IF_ID_IR[2]}}, {IF_ID_IR[2:0]}}; //sign extending immediate value to 9bits
45
46         case (IF_ID_IR[8:6])                          //declaring type of opcode
47
48             MV,ADD,SUB,AND,OR,XOR,NOT: ID_EX_type <= #2 RR_ALU;
49             MVI : ID_EX_type <= #2 RM_ALU;
50
51         endcase
52     end
53
```

# Execution Stage

```
54 //Execution Stage
55 always @(posedge clk1)
56     begin
57         EX_MEM_type    <= #2 ID_EX_type;           //forwarding type of opcode memory stage
58         EX_MEM_IR      <= #2 ID_EX_IR;             //forwarding instruction to memory stage
59
60         case (ID_EX_type)                          //executing function according to type
61             RR_ALU: begin
62                 case (ID_EX_IR[8:6])
63                     MV: begin
64                         ID_EX_A <= #1 ID_EX_B ;
65                         EX_MEM_ALUOut <= #1 ID_EX_A;
66                     end
67                     ADD: EX_MEM_ALUOut <= #2 ID_EX_A + ID_EX_B;
68                     SUB: EX_MEM_ALUOut <= #2 ID_EX_A - ID_EX_B;
69                     AND: EX_MEM_ALUOut <= #2 ID_EX_A & ID_EX_B;
70                     OR:  EX_MEM_ALUOut <= #2 ID_EX_A | ID_EX_B;
71                     XOR: EX_MEM_ALUOut <= #2 ID_EX_A ^ ID_EX_B;
72
73                     default: EX_MEM_ALUOut <= #2 9'bxxxxxxxx;
74                 endcase
75             end
76
77             RM_ALU: begin
78                 case (ID_EX_IR[8:6])
79                     MVI: begin
80                         ID_EX_A <= #1 ID_EX_Imm;
81                         EX_MEM_ALUOut <= #1 ID_EX_A;
82                     end
83                     default: EX_MEM_ALUOut <= #2 9'bxxxxxxxx;
84                 endcase
85             end
86         endcase
87     end
```

# Memory Stage

```
89 //Memory Stage
90 always @(posedge clk2)
91
92     begin
93         MEM_WB_type <= #2 EX_MEM_type;           //forwarding type to write back stage
94         MEM_WB_IR    <= #2 EX_MEM_IR;           //forwarding instruction to write back stage
95
96         case (EX_MEM_type)
97             RR_ALU, RM_ALU: MEM_WB_ALUOut <= #2 EX_MEM_ALUOut;
98
99         endcase
100     end
101
```

# Write Back Stage

```
102 //Write Back Stage
103 always @(posedge clk1)
104     begin
105
106
107         case ( MEM_WB_type)
108             RR_ALU: Reg[MEM_WB_IR[5:3]] <= #2 MEM_WB_ALUOut; //writing back in destination register(rd)
109
110             RM_ALU: Reg[MEM_WB_IR[2:0]] <= #2 MEM_WB_ALUOut; //writing back in destination register(rt)
111
112
113
114
115         endcase
116     end
117
118
119 endmodule
```

**Adding R3 and R4:  $R_x \leftarrow [R_x] + [R_y]$**

**Subtracting R5 from R6 :  $R_x \leftarrow [R_x] - [R_y]$**

---

Vivado Simulator 2017.1

Time resolution is 1 ps

R1: 1

R2: 2

R3: 3

R4: 4

R5: 5

R6: 6

R7: 7

R3: 7

R6: 1

| relaunch\_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 869.543 ; gain = 0.000

| run 1 s

R0: 0

R1: 1

R2: 2

R3: 7

R4: 4

R5: 5

R6: 1

R7: 7

R8: 8

R9: 9

R10: 10

R11: 11



**Code for:**

**Not R<sub>1</sub>:  $R_1 \leftarrow \sim[R_1]$**

**XOR of R<sub>3</sub> with R<sub>3</sub> :  $R_3 \leftarrow [R_3] \wedge [R_3]$**

```
initial begin
for (k=0; k<8; k=k+1)
    mips.Reg[k] =k;           //initialising all the register values with k

    mips.Mem[0] = 9'b11001000; //NOT R1
    mips.Mem[1] = 9'b110011011; //XOR R3 with R3


    mips.Reg[7] =10;          //initialising memory data at 7 memory address
    mips.PC = 0;
```

**Output for:**

**Not R<sub>1</sub>:  $R_1 \leftarrow \sim[R_1]$**

**XOR of R<sub>3</sub> with R<sub>3</sub> :  $R_3 \leftarrow [R_3] \wedge [R_3]$**

Time resolution is 1 ps

relaunch\_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 869.543 ; gain = 0.000

run 1 s

R0: 0

R1: x

R2: 2

R3: 0

R4: 4

R5: 5

R6: 6

R7: 10

R8: x

R9: x

R10: x

R11: x

\$finish called at time : 4500 ns : File "C:/Users/Narmit/project\_3/project\_3.sracs/sim\_1/new/testbench.v" Line 51

|



THANK YOU