

# CS201P MEMORY

B20218 Narmit Kumar

SRAM\_16x4 code:

```
SRAM_16x4.v
1  `timescale 1ns / 1ps
2  ////////////////////////////////////////////...
21 module SRAM_16x4(
22     input clk, input rst, input read, input write, input [3:0] wr_data, input [3:0] write_addr, read_addr,
23     output reg [3:0] rd_data, output reg wr_done, rd_done
24 );
25 parameter ADDR_WIDTH = 4 ; parameter mem_size = 15 ; parameter DATA_WIDTH = 3 ;
26 // creates a array of size 16 X 4, means 16 locations each to store a 4-bit data
27 reg [DATA_WIDTH:0] temp_mem[0:mem_size];
28 always @(posedge clk)
29 begin
30     if(rst)
31     begin
32         wr_done<=0;
33         rd_done<=0;
34     end
35     else
36     begin
37         if(write)
38         begin
39             temp_mem[write_addr] <= wr_data;
40             wr_done <=1;
41         end
42         else
43         begin
44             wr_done<=0;
45         end
46         if(read)
47         begin
48             rd_data <= temp_mem[read_addr];
49             rd_done <= 1;
50         end
51         else
52         rd_done<=0;
53     end
54 end
55 endmodule
```

## SRAM\_16x4 testbench:

test\_SRAM\_16x4.v

```
1  `timescale 1ns / 1ps
2  ////////////////////////////////////////////...
21 module test_SRAM_16x4;
22
23     reg clk, rst, read, write;
24     reg [3:0] wr_data;
25     reg [3:0] write_addr, read_addr;
26     wire [3:0] rd_data;
27     wire wr_done, rd_done;
28
29     SRAM_16x4 uut(.clk(clk),
30                 .rst(rst),
31                 .read(read),
32                 .write(write),
33                 .wr_data(wr_data),
34                 .write_addr(write_addr),
35                 .read_addr(read_addr),
36                 .rd_data(rd_data),
37                 .wr_done(wr_done),
38                 .rd_done(rd_done)
39     );
40
41     always #5 clk = !clk;
42     initial begin
43         clk = 1'b0;
44         rst=0;
45         read= 0;
46         write = 1;
47         wr_data=4'b0101;
48         write_addr=4'd3;
49         read_addr=4'd0;
50         #100;
51         #10;
52
53         rst=0;
54         read= 1;
55         write = 0;
56
57         write = 0;
58         wr_data=0;
59         write_addr=0;
60         read_addr=4'd3;
61         #100;
62         #10;
63
64         rst=0;
65         read= 0;
66         write = 1;
67         wr_data=4'b0100;
68         write_addr=4'd3;
69         read_addr=4'd0;
70         #100;
71         #10;
72
73         rst=0;
74         read= 1;
75         write = 0;
76         wr_data=0;
77         write_addr=0;
78         read_addr=4'd3;
79
80     end
81 endmodule
82
83
84
```

Output :

