## Assignment on unit-IX Short Answers

Short Answers

What is the importance of I/o interface?

\* Inpit - Output Priterface provides a method from transfessing Pufosmation between Priternal Storage and external I/o devices

A Phesiphesals Connected to a computer need Special communication Pinks for interspacing them with the cpu.

\* The pumpose of the communication link is to of the solve the differences that exists between the central computer and each peripherals

c) classify modes of Data-townsfeor

Data Transfer between the central computer and I lo devices may be handled in one of these three mades

- 1. pagrammed I/o
- 2. Intersupt darven I/o
- 3. Direct Memory Access

e) Distinguish Isolated and monory mapped Ilo

As opu needs to communicate with the vasious memory and input-output devices.

These are two approaches for communicating
1. Isolated I/o

2. Memory mapped Ilo

proportion for the left of all all all and a proportions are all the second and the second are all th	Market from the control of the contr
Isolated Ilo	Memory mapped Ilo
> Memory and I o have	-> Both have same
Seperate address space	address space.
-> Dataline, add ness	-> Datalines, address line,
lines are same foor	control line (read, write)
both cou and Ilo	Same foor both.
->More efficient due to Seperate buses	Diessefficient
->largesi in size due to	-> smaller 9n sque
	1 19 6 12 12 12 12 12 12 12 12 12 12 12 12 12
Long Answers	

2)

Describe functionality of States RAM and Dynamic RAM SRAM:

-> Data 95 stored in townsistors and orguines a constant powers flow.

-> Because of Continuous Power, SRAM doesn't need to be refreshed to remember the data being Stored.

-> SRAM 95 called Static as no change (00) action Advantages -

access speeds.

Disadvantage: Less memory apacity and high costs
of manufacturing

## DRAM:

- > Data is stored in capacitoris
- Dapacetons that Store data in DRAM goodwall discharge every no every means the data has been last.
- >so a perfiedic reforch of passen is required In order to function.
- -> DRAM is called dynamic as constant changelows actions.

Advantage: -Low costs of manufacturing and

great memory capacities

Disadvantage:-Slow access speed and high power Consumption.

- 2) 6) what 95 the problem with programmed I/0? Explain alternate for Pt
  - > In programmed Ito the transferris to and from a coursegister and Pheripheral
  - > The Ilo device, transfer bytes of data one at a time as they are available.
  - -> when a byte of data is available, the device place it in the Ilo bus and enables the data valed line and accepted line enable.
  - -) At that time, the interface sets flag oregisten bit F=1

->now the device can disable the valid line but it will not transfer another byte until the data accepted line is disabled by interface. This is the main problem.

The alternate foor it is Interrupt done I/o -) this technique is used to overcome the 1ºmitations of porgonmed Ito.

-> In Intermupt driven Ilo Potead of making the processon to verify the status of Ilomodile. It is the responsibility to intimate the processon by Puterinupt signal

-> cpu responds to Puterirupt signals and stories the retion address from the paragram Counter into the memory stack and the Control branches to a Priterrupt Service Routine (ISR)

-> ISR Processes the required Ilo transfer.


-> After completion of executing Interrupt soutine, con returns to previous program and Continue what it was doing before.


\* Internupti-

An outenoupt (09) exception causes cou to toansfer the control temporonily to the current program to another program.

Internopt (INTR) Request IIO System Internupt CPU Acknowledgement (INTA) Describe visitual menory address-translates method on the concept of fixed length page with a neat diagram The visitual menory mechanism boridges the size and speed gaps between the main menony and secondary storage. -) Assume that data and pongorum ane Composed of fixed length units called lages! -> A page Contains a black of woods that occupy contiguous locations in the maln memory -) A page is a basic unit of info that is townsfessed between main memory and secondary storage. -> size of page commonly stanges from 2k to 16K bytes.

Carabbane poderie





- Havever, the operation of the DMA controlled Unit must be under the Control of a program executed by the processor. i.e: the processor must intrate the DMA transfer.
- -> DMA controller connects a high Speed network to the computer bus.
- -D DMA controller connects two disks also hay a DMA capability. It provides two DMA channel
- > DMA controllen transfer the data block at a faster rate of data 9s directly accessed by Ilo devices and is not required to pays through the processor which sover the clock cycles (time).