

**SRINIVASA RAMANUJAN INSTITUTE OF TECHNOLOGY
(AUTONOMOUS)**

II B. Tech II Sem – Semester End Examinations – Supplementary – Feb 2023

COMPUTER ORGANIZATION

[194GA05404]

(Computer Science & Engineering)

Time: 3 hours

Max. Marks: 70

PART-A

(Compulsory Question)

- 1 Answer the following: (10 X 02 = 20 Marks)
- What is a memory unit?
 - What are zero address instructions? Explain with the help of an example.
 - Perform the arithmetic operation in binary using 2's complement representation.
(i) $(+42) + (-13)$ and (ii) $(-42) - (-13)$.
 - What are the four basic types of operations that need to be supported by an Instruction set?
 - What are the symbols used for register transfer language?
 - Define control memory.
 - Define virtual memory.
 - Compare PROM and EPROM.
 - What is pipelining?
 - Show the two approaches to bus arbitration.

PART-B

(Answer all five units, 5 X 10 = 50 Marks)

UNIT-1

- What are the various ways of representing negative numbers? Explain with example. [5M]
 - Explain the different functional units of a computer. [5M]

(OR)
- Distinguish between Fixed point and Floating point representation of a given number. [5M]
 - Explain Multiplication and Division algorithms. [5M]

UNIT-2

- Explain the purpose of registers available in basic computer. [5M]
 - Differentiate Direct, Indirect and Register addressing modes. [5M]

(OR)
- Explain Data Transfer and Manipulation Instructions with examples. [5M]
 - Discuss about CISC processors. [5M]

UNIT-3

- Compare Hardwired and Microprogrammed control unit. [5M]
 - Draw bus and memory transfer for a 4X1 multiplexer. [5M]

(OR)
- Explain arithmetic logical unit with a state table. [5M]
 - Discuss the Microprogram with an example. [5M]

UNIT-4

- What are Semiconductor Memories? Explain in detail. [5M]
 - Explain DMA with suitable diagram. [5M]

(OR)
- Explain Programmed I/O in detail. [5M]
 - Describe the importance of memory hierarchy with a diagram. [5M]

UNIT-5

- | | | | |
|----|----|---|-------------|
| 10 | a) | Explain arithmetic pipelining with a neat sketch. | [5M] |
| | b) | Describe Interprocess arbitration system in detail. | [5M] |

(OR)

- | | | | |
|----|----|--|-------------|
| 11 | a) | Explain Interconnection Structure with an example. | [5M] |
| | b) | Illustrate RISC pipeline vector processing. | [5M] |
