1



LEGv8 **Reference Data**

CORE INSTRUCT	TION SET	in Alpha	abetical Ord	er by Mnemonic	
		FOR-	OPCODE (9	9)	Notes
NAME, MNEM		MAT	(Hex)	OPERATION (in Verilog)	INOICS
ADD	ADD	R	458	R[Rd] = R[Rn] + R[Rm]	
ADD Immediate	ADDI	I	488-489	R[Rd] = R[Rn] + ALUImm	(2,9)
ADD Immediate & Set flags	ADDIS	I	588-589	R[Rd], $FLAGS = R[Rn] + ALUImm$	(1,2,9)
ADD & Set flags	ADDS	R	558	R[Rd], $FLAGS = R[Rn] + R[Rm]$	(1)
AND	AND	R	450	R[Rd] = R[Rn] & R[Rm]	
AND Immediate	ANDI	I	490-491	R[Rd] = R[Rn] & ALUImm	(2,9)
AND Immediate & Set flags	ANDIS	I	790-791	R[Rd], $FLAGS = R[Rn]$ & $ALUImm$	(1,2,9)
AND & Set flags	ANDS	R	750	R[Rd], $FLAGS = R[Rn] & R[Rm]$	(1)
Branch	В	В	0A0-0BF	PC = PC + BranchAddr	(3,9)
Branch conditionally	B.cond	CB	2A0-2A7	if(FLAGS==cond) PC = PC + CondBranchAddr	(4,9)
Branch with Link	BL	В	4A0-4BF	R[30] = PC + 4; PC = PC + BranchAddr	(3,9)
Branch to Register	BR	R	6B0	PC = R[Rn]	
Compare & Branch if Not Zero	CBNZ	СВ	5A8-5AF	if(R[Rt]!=0) PC = PC + CondBranchAddr	(4,9)
Compare & Branch if Zero	CBZ	СВ	5A0-5A7	if(R[Rt]==0)	(4,9)
Exclusive OR	EOR	R	650	PC = PC + CondBranchAddr $R[Rd] = R[Rn] ^ R[Rm]$	
Exclusive OR	EORI	I	690-691	$R[Rd] = R[Rn] \wedge ALUImm$	(2,9)
Immediate LoaD Register Unscaled offset	LDUR	D	7C2	R[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Byte	LDURB	D	1C2	R[Rt]={56'b0,	(5)
Unscaled offset LoaD Half				$M[R[Rn] + DTAddr](7:0)$ } $R[Rt]={48'b0},$	
Unscaled offset	LDURH	D	3C2	$M[R[Rn] + DTAddr] (15:0)$ $R[Rt] = \{ 32\{ M[R[Rn] + DTAddr] \}$	(5)
LoaD Signed Word Unscaled offset	LDURSW	D	5C4	[31]}, M[R[Rn] + DTAddr] (31:0)}	(5)
LoaD eXclusive Register	LDXR	D	642	R[Rd] = M[R[Rn] + DTAddr]	(5,7)
Logical Shift Left	LSL	R	69B	$R[Rd] = R[Rn] \ll shamt$	
Logical Shift Right	LSR	R	69A	R[Rd] = R[Rn] >>> shamt	
MOVe wide with Keep	MOVK	IM	794-797	R[Rd] (Instruction[22:21]*16: Instruction[22:21]*16-15) = MOVImm	(6,9)
MOVe wide with	MOVZ	IM	694-697	$R[Rd] = \{ MOVImm <<$	(6,9)
Zero				(Instruction[22:21]*16) }	(0,7)
Inclusive OR	ORR	R	550	$R[Rd] = R[Rn] \mid R[Rm]$	
Inclusive OR Immediate	ORRI	I	590-591	$R[Rd] = R[Rn] \mid ALUImm$	(2,9)
STore Register Unscaled offset	STUR	D	7C0	M[R[Rn] + DTAddr] = R[Rt]	(5)
STore Byte Unscaled offset	STURB	D	1C0	M[R[Rn] + DTAddr](7:0) = $R[Rt](7:0)$	(5)
STore Half Unscaled offset	STURH	D	3C0	M[R[Rn] + DTAddr](15:0) = R[Rt](15:0)	(5)
STore Word Unscaled offset	STURW	D	5C0	M[R[Rn] + DTAddr](31:0) = R[Rt](31:0)	(5)
STore eXclusive Register	STXR	D	640	M[R[Rn] + DTAddr] = R[Rt]; R[Rm] = (atomic) ? 0 : 1	(5,7)
SUBtract	SUB	R	658	R[Rd] = R[Rn] - R[Rm]	
SUBtract	CUDI				(2.0)
Immediate	SUBI	I	688-689	R[Rd] = R[Rn] - ALUImm	(2,9)
SUBtract Immediate & Set flags	SUBIS	I	788-789	R[Rd], $FLAGS = R[Rn] - ALUImm$	(1,2,9)
SUBtract & Set	SUBS	R	758	R[Rd], $FLAGS = R[Rn] - R[Rm]$	(1)
1143425					

- FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry

- RALUImm = {52'b0, ALU_immediate } BranchAddr = {36{BR_address [25]}, BR_address, 2'b0 } CondBranchAddr = {43{COND_BR_address [18]}, COND_BR_address, 2'b0 } DTAddr = {55{DT_address [8]}, DT_address }
- MOVImm = { 48'b0, MOV_immediate }
- Atomic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic Operands considered unsigned numbers (vs. 2's complement)
- Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a

(10) If neither is operand a NaN and Value1 == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value1 < Value2, FLAGS = 4'b1000; If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMON	IC	FOR- MAT	OPCODE/ SHAMT (Hex)	OPERATION (in Verilog)	Notes
Floating-point ADD Single	FADDS	R	0F1 / 0A	S[Rd] = S[Rn] + S[Rm]	INOICS
Floating-point ADD Single Floating-point ADD Double	FADDD	R	0F3 / 0A	D[Rd] = D[Rn] + D[Rm]	
0.1	FADDD	K	0F3 / 0A	D[Ra] = D[Rn] + D[Rm]	
Floating-point CoMPare Single	FCMPS	R	0F1 / 08	FLAGS = (S[Rn] vs S[Rm])	(1,10)
Floating-point CoMPare Double	FCMPD	R	0F3 / 08	FLAGS = (D[Rn] vs D[Rm])	(1,10)
Floating-point DIVide Single	FDIVS	R	0F1 / 06	S[Rd] = S[Rn] / S[Rm]	
Floating-point DIVide Double	FDIVD	R	0F3 / 06	D[Rd] = D[Rn] / D[Rm]	
Floating-point MULtiply Single	FMULS	R	0F1/02	S[Rd] = S[Rn] * S[Rm]	
Floating-point MULtiply Double	FMULD	R	0F3 / 02	D[Rd] = D[Rn] * D[Rm]	
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E	S[Rd] = S[Rn] - S[Rm]	
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E	D[Rd] = D[Rn] - D[Rm]	
LoaD Single floating-point	LDURS	R	7C2	S[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Double floating-point	LDURD	R	7C0	D[Rt] = M[R[Rn] + DTAddr]	(5)
MULtiply	MUL	R	4D8 / 1F	R[Rd] = (R[Rn] * R[Rm]) (63:0)	
Signed DIVide	SDIV	R	4D6 / 02	R[Rd] = R[Rn] / R[Rm]	
Signed MULtiply High	SMULH	R	4DA	R[Rd] = (R[Rn] * R[Rm]) (127:64)	
STore Single floating-point	STURS	R	7E2	M[R[Rn] + DTAddr] = S[Rt]	(5)
STore Double floating-point	STURD	R	7E0	M[R[Rn] + DTAddr] = D[Rt]	(5)
Unsigned DIVide	UDIV	R	4D6 / 03	R[Rd] = R[Rn] / R[Rm]	(8)
Unsigned MULtiply High	UMULH	R	4DE	R[Rd] = (R[Rn] * R[Rm]) (127:64)	(8)

2

CORE INSTRUCTION FORMATS

R	opcode		Rm	sham	t	Rn	Rd
	31	21	20 16	15	10 9	5	4
I	opcode		ALU_ir	nmediate		Rn	Rd
	31	22 21			109	5	4
D	opcode		DT_ac	ldress	ор	Rn	Rt
	31	21	20	12	11 10 9	5	4
В	opcode			BR_a	ddress		
	31 2	26 25					1
CB	Opcode		COND	BR_addre	ess		Rt
	31 2	24 23				5	4
IM	opcode	LSL		MOV_imi	nediate		Rd
	31	23 22 21	20			5	4

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
CoMPare	CMP	FLAGS = R[Rn] - R[Rm]
CoMPare Immediate	CMPI	FLAGS = R[Rn] - ALUImm
LoaD Address	LDA	R[Rd] = R[Rn] + DTAddr
MOVe	MOV	R[Rd] = R[Rn]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

© 2017 Elsevier Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface ARM® Edition

	Signed	1 numbers	Unsigned numbers		
Comparison	Instruction	CC Test	Instruction	CC Test	
=	B.EQ	Z=1	B.EQ	Z=1	
≠	B.NE	Z=0	B.NE	Z=0	
<	B.LT	N!=V	B.LO	C=0	
≤	B.LE	~(Z=0 & N=V)	B.LS	~(Z=0 & C=1)	
>	B.GT	(Z=0 & N=V)	B.HI	(Z=0 & C=1)	
2	B.GE	N=V	B.HS	C=1	

Instruction	CC Test
Branch on minus (B.MI)	N= 1
Branch on plus (B.PL)	N= 0
Branch on overflow set (B.VS)	V= 1
Branch on overflow clear (B.VC)	V= 0

- . Negative (N): the result that set the condition code had a 1 in the most significant bit.
- Zero (Z): the result that set the condition code was 0.
- Overflow (V): the result that set the condition code overflowed. Signed numbers.
- . Carry (C): the result that set the condition code had a carry out of the most significant bit or a borrow into the most significant bit. Unsigned numbers.

LEGv8 Reference Data Card ("Green Card")

IEEE 754 FLOATING-POINT STANDARD

(

 $(-1)^s \times$ when Doul

IEEE Single Precision and

63 62

$(1 + Fraction) \times 2^{(Exponent - Bias)}$	
ere Single Precision Bias = 127,	
ible Precision Bias = 1023	

Exponent	Fraction	Object
0	0	± 0
0	<i>≠</i> 0	± Denorm
1 to MAX - 1	anything	± F1. Pt. Num.
MAX	0	± ∞
MAX	<i>≠</i> 0	NaN

IEEE 754 Symbols

Double	e Precis	sion I	Formats:		S.P. $MAX = 2$	55, D.P. MAX	= 204
	S		Exponent		Frac	ction	
	31	30	23	22			
	S	Т	Exponent			Fraction	

52 51

MEMORY ALLOCATION			STACI	FRAME
SP — 0000 007f ffff fffc _{hex}	Stack			Higher
	<u>L</u>			Memory
	▼		Argument 8	Addresses
	Dynamic Data	FP →	Saved Registers	Stack
0000 0000 1000 0000 _{hex}	_		Local Variables	Grows
PC - 0000 0000 0040 0000 _{hex}	Text	SP →		Lower
O_{hex}	Reserved			Memory Addresses

DATA ALIGNMENT

			Double	Word			
	Wo	ord		Word			
Halfword Halfword			Half	word	Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

EXCEPTION SYNDROME REGISTER (ESR)

	Exception Class (EC)	Instruction Length (IL)		Instruction Specific Syndrome field (ISS)	
31	26	25	24		0

EXCEPTION CLASS

EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint Exception

E PREFI	IXES AND SY	MBOLS			
SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10^{3}	Kilo-	K	210	Kibi-	Ki
10^{6}	Mega-	M	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	230	Gibi-	Gi
10^{12}	Tera-	T	240	Tebi-	Ti
10 ¹⁵	Peta-	P	250	Pebi-	Pi
10^{18}	Exa-	E	260	Exbi-	Ei
10^{21}	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
10^{24}	Yotta-	Y	280	Yobi-	Yi
10 ⁻³	milli-	m	10 ⁻¹⁵	femto-	f
10 ⁻⁶	micro-	μ	10 ⁻¹⁸	atto-	a
10 ⁻⁹	nano-	n	10-21	zepto-	Z
10 ⁻¹²	pico-	р	10-24	yocto-	у

OPCODES	S IN NUMI	ERICAL OR	DER BY OPCO	DE		
					11-bit Op	
Instruction		Opcode Shamt			Range (1)	
Mnemonic		Width (bits		Binary	Start (Hex) 1	
В	В	6	000101		0A0	0BF
FMULS	R	11	00011110001	000010	0F1	
FDIVS	R	11	00011110001	000110	0F1	
FCMPS	R	11	00011110001	001000	0F1	
FADDS	R	11	00011110001	001010	0F1	
FSUBS	R	11	00011110001	001110	0F1	
FMULD	R	11	00011110011	000010	0F3	
FDIVD	R	11	00011110011	000110	0F3	
FCMPD	R	11	00011110011	001000	0F3	
FADDD	R	11	00011110011	001010	0F3	
FSUBD	R	11	00011110011	001110	0F3	
STURB	D	11	00111000000		1C0)
LDURB	D	11	00111000010		1C2	!
B.cond	CB	8	01010100		2A0	2A7
STURH	D	11	01111000000		3C0)
LDURH	D	11	01111000010		3C2	!
AND	R	11	10001010000		450	
ADD	R	11	10001011000		458	
ADDI	I	10	1001000100		488	489
ANDI	I	10	1001001000		490	491
BL	В	6	100101		4A0	4BF
SDIV	R	11	10011010110	000010	4D6	5
UDIV	R	11	10011010110	000011	4D6	
MUL	R	11	10011011000	011111	4D8	
SMULH	R	11	10011011010		4DA	
UMULH	R	11	10011011110		4DF	
ORR	R	11	10101010000		550	_
ADDS	R	11	10101011000		558	
ADDIS	I	10	1011000100		588	589
ORRI	Ī	10	1011001000		590	591
CBZ	CB	8	10110100		5A0	5A7
CBNZ	CB	8	10110101		5A8	5AF
STURW	D	11	10111000000		5C0	
LDURSW	D	11	10111000100		5C4	
STURS	R	11	10111100000		5E0	
LDURS	R	11	10111100000		5E2	
STXR	D	11	11001000000		640	
LDXR	D	11	11001000000		642	
EOR	R	11	11001000010		650	
SUB	R	11	11001010000		658	
SUBI	I	10	110101011000		688	689
	I	10	1101000100		690	691
EORI	I IM	9	1101001000		694	697
MOVZ	IIVI	9	110100101		094	09/

11 11111100010 (1) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (2⁵) 11-bit opcodes.

11010011010

11010011011

11010110000

11101010000

11101011000

1111000100 1111001000

111100101

11111000000

11111000010

11111100000

69A

69B

6B0

750

758

7C0

7C2

7E0

789

791

797

788

790

794

LSR

LSL

ANDS

SUBS

ANDIS

MOVK

STUR

LDUR

STURD

R

R

R

R

R

I

IM

D

D

R

11

11

11

11

10

10

9

11

11

11

Instruction	ALUOp	Instruction operation	Opcode field	Desired ALU action	ALU control input
LDUR	00	load register	XXXXXXXXXX	add	0010
STUR	00	store register	XXXXXXXXXXX	add	0010
CBZ	01	compare and branch on zero	XXXXXXXXXX	pass input b	0111
R-type	10	ADD	10001011000	add	0010
R-type	10	SUB	11001011000	subtract	0110
R-type	10	AND	10001010000	AND	0000
R-type	10	ORR	10101010000	OR	0001