Nishant Shukla

📧 nashukla@gmail.com | 📱 +91 9408761514 | 📍 Karnataka, India | 🔗 github.com/nashukla

# Professional Summary

Post Silicon Validation Engineer with 4 years of experience in system-level debug, BIOS validation, and performance testing across server-class SoCs at Intel and AMD. Skilled in Python, C, Verilog, UVM, and industry-standard validation tools. Proven expertise in power/performance analysis, test automation, and cross-functional collaboration.

# Skills

• Post-Silicon Validation • System-Level Debug • Functional/Performance Testing • BIOS & Firmware Bring-Up  
• Python, C • Verilog, SystemVerilog, UVM • Protocols: PCIe, DDR5, I2C, UART, CXL, AMBA (AXI/APB/AHB)  
• Tools: Oscilloscope, JTAG, Logic Analyzer, QuestaSim, Verdi, VCS, SIMVISION, JIRA, PowerBI  
• Platforms: Linux, Windows

# Professional Experience

## Senior Engineer – L&T Technology Services (Client: AMD)

Apr 2025 – Present

- Worked on data center silicon validation with focus on BIOS regression.  
- Validated SMU, ACPI, NBIO, and Modern Standby components using BIOS bring-up flows.  
- Used Jira and PowerBI for bug tracking, triage, and reporting.

## Senior Engineer – L&T Technology Services (Client: Intel)

Mar 2023 – Feb 2025

- Validated functional performance of server-grade SoCs, testing IIO, RAS, Accelerators, Core, and Power IPs.  
- Collaborated with BIOS, OS, and IP teams for debug and resolution of system-level bugs.  
- Automated 150+ testcases in Python; planned and executed over 600+ tests.  
- Led performance validation team and managed client communication and delivery.  
- Created PowerBI dashboards and maintained bug documentation in JIRA.

## Design Verification Engineer – L&T Technology Services (Client: Intel)

Mar 2022 – Jan 2023

- Performed UVM-based verification of I2C, I3C, and UART protocols.  
- Developed test benches and sequences for protocol verification.  
- Conducted GLS activities and debugged RTL using Verdi.

## Trainee Verification Engineer – L&T Technology Services

Dec 2021 – Feb 2022

- Developed UVM testbench for AMBA AHB protocol.  
- Built complete UVM environment: driver, monitor, agent, test, sequencer.

# Education

M.Tech in Electrical Power System – Nirma University, 2021 (CPI: 8.15)

B.Tech in Electrical Engineering – Pandit Deendayal Petroleum University, 2019 (CPI: 6.7)

# Internships

• ISRO-SAC: High-frequency flyback converter design (Jul 2020 – May 2021)

• Adani Power Ltd: Industrial internship (Jun 2017 – Jul 2017)

# Certifications & Achievements

• Certified in Python, JIRA, PowerBI, and Kanban  
• Star of the Month (Nov 2024)  
• Nominated for Rising Star Award (Estrella’24)